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The required synchronization of a dynamic crossed-
field pho.tomul tipl.ier tube (DCFP) is accomplished by means 
of a phase-locked loop for which the salient feature is 
the use of the DCFP as the phase detector. This action is 
necessitated due to the unique sampling and phase focusing 
type of operation of the DCFP. The phase-locked l.oop is 
implemented by ditllering the phase of the synchronizing RF 
drive signal, bandpass filtering the output pulses of the 
DCFP and using a synchronous detector at the dither fre-
quency to determine the phase relationship between the 
incoming mpde-locked laser pulses and the RF drive signal. 
The error signal thus generated is filtered and used to 
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I. INTRODUCTION 
In search for a method to transfer a large amount of 
information at potentially low cost, optical communications 
have come into importance. The advantages of optical com-
munications over microwave communications are several 
fold. The carrier frequencies for optical communications 
are in the neighborhood of 10 14 Hertz allowing the opti-
cal carrier to be modulated at microwave frequencies pro-
ducing gigahertz bandwidths. The normal transmitter in an 
optical communication system is a laser. The beamwidth of 
the typical laser is small when compared to that of a 
microwave antenna. Consequently the radiated power is 
more highly concentrated (equivalent to a large antenna 
gain) allowing for a reduction in the amount of trans-
mitted signal power required. Optical communications are 
essentially line-of-sight and as such offer additional 
advantages over microwave communications, two of which are 
privacy and resistance to jamming. Also optical communi-
cations do not suffer a prolonged black out in a nuclear 
environment. 
Another highly important advantage of optical communi-
cation which is often overlooked is the potentially small 
terminal sizes (due to smaller antennas and smaller asso-
ciated equipment). This facilitates very efficient and 
2 
effective satellite to satellite communications. 
One form of optical communications uses pulse code 
modulation (PCM), a simple form of which is binary coding. 
A variation of this coding technique is to use pulse gated 
binary modulation (PGBM) which is generated by gating out 
pulses from a periodic pulse train but still leaving the 
basic regular repetition rate for the transmitted optical 
pulses. The transmitted PGBM signal results in a pulse 
for every "one" in the binary code and no pulse for every 
"zero" in the code. The binary modulation (PGBM) can be 
accomplished by using an electro-optic modulator to gate 
the optical pulses produced by a mode-locked laser. An 
example depicting the generation of a PGBM signal is 
shown in Figure 1. 
An optical receiver is used to detect the transmitted 
signal. Because the transmitted binary information has a 
basic regular repetition rate, the inherent low duty cycle 
of the laser transmitter allows a gated receiver to be 
employed to discriminate against background noise. This 
receiver requires synchronization of the gate with the 
transmitted pulse repetition rate. Such an optical gated 
receiver exists and is known as a dynamic crossed-field 
h lt . 1" (DCFP) 1 ' 2 • p otomu ~P ~er The purpose of this paper is 
to develop a method of generating the synchronizing signals 
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Figure 1. Optical transmitter generating a PGBM signal. \)l 
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II. LITERATURE SEARCH 
The purpose of this section will be to acquaint the 
reader with the theory of operation of the basic compon-
ents of an optical communication system. These are the 
laser and the modulator which comprise the transmitter, 
and the DCFP along with the synchronization hardware which 
constitute the receiver. Also a basic theory of operation 
of phase-locked loops will be presented. 
A. The Laser 
The optical communication system being considered is 
a binary one in which ttte information to be transmitted is 
encoded and the coded information is then transmitted. 
The transmitter consists of a laser to generate the signal 
and a modulator which codes the generated signal. The 
laser which is used is mode-locked meaning it is essen-
tially forced to oscillate producing a pulse train of light 
as its output. 
The laser is essentially a cavity oscillator. The 
length of the cavity is determined by the placement of 
highly reflective end mirrors. A laser rod is inserted 
into the cavity to provide the source of energy or the 
gain medium for the oscillator. Optical regenerative gain 
occurs for light traveling along the cavity axis. 
5 
A YAG laser is presently being used in conjunction 
with the optical receiver. The laser rod is made of Nd3+ 
doped Y3Al 5o12 or Nd : YAlG (neodymium doped yttrium alum-
inum garnet) and abbreviated YAG. The laser rod is 
excited or pumped optically by being placed in an ellip-
tical cavity at one focus with a tungsten or krypton pump 
lamp at the other focus. The laser rod absorbs energy 
from the pump lamp at specific wavelengths (principally 
750 and 810 nanometers). A YAG laser is described by a 
four energy level system. Electrons are pumped from the 
lowest to the highest energy level by absorption of energy 
from the pump lamp. As the electrons pass through the 
energy levels photons of 1060 nanometer wavelength are 
emitted and the rod is heated. 
The laser can operate in several axial and transverse 
modes at the same time. Placing an aperature in the opti-
cal cavity restricts the operation to the lowest order or 
TEM00 mode. The axial modes are harmonically related, the 
basic frequency being determined by the time required for 
light to travel a round trip between the end mirrors of 
the optical cavity. The basic frequency for the laser 
used with the present optical receiver is 300 MHz with the 
other axial modes occurring at 600 MHz, 900 MHz, 1200 MHz 
etc. 
For a single transverse mode these axial modes can be 
locked together by insertion of an intracavity loss modu-
lator or phase modulator driven at the fundamental axial 
mode frequency (300 MHz). This shutter effect or cyclic 
gain variation couples the axial modes in an AM manner. 
6 
If a large number of the axial modes are locked together, 





T = the output pulse period 
d = the mirror spacing in the 
optical cavity 
c = the speed of light 




'1" = the half amplified optical 
pulse width 
N = the number of locked modes. 
and a peak power N times the average power. A 300 MHz 
laser with 10 locked modes would output 333 picosecond 
pulses. The number o.f modes may be increased by keeping 
the cavity losses to a minimum enabling the cavity to have 
a wider bandwidth. 
The optical receiver is presently being designed to 
operate at either the 1060 nanometer output of the YAG 
laser or the 530 nanometer doubled .frequency output. The 
doubling process is implemented by incorporating into the 
7 
optical cavity a nonlinear crystal which can be phase 
matched for second-harmonic generation. The two frequency 
operation of the receiver is obtained by using two DCFP's 
with different photocathode materials optimized for the 
respective wavelengths. This approach is being pursued 
since the photocathode quantum efficiency for 1060 nano-
meters is very poor. 
The output signal is obtained by making one of the 
highly reflective end mirrors in the optical cavity par-
tially (~1%) transmitting. This output signal is also 
treated as one of the cavity losses. A block diagram of 
the laser is shown in Figure 2. 
B. The Modulator 
A modulator is used to impress the desired information 
to be transmitted upon the output of the laser. The modu-
lation is accomplished by using a crystalline substance 
which exhibits some electrooptic effect (birefringence). 
One method of achieving modulation is to pass the laser 
output through a polarizer and then vary the direction of 
polarization of the modulating crystal as a function of an 
applied voltage. Typically the crystal is followed by an 
analyzer (a second polarizer) which transmits in a uni-
polar fashion as indicated in Figure 3. This form of an 
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Figure 2. Block diagram of the laser. OJ 
9 
C. Theory of Operation of the DCFP 
The photodetector which will be used in the optical 
receiver is a dynamic crossed-field photomultiplier (DCFP). 
This device operates by the principle of direct photo-
detection, essentially photon counting. This type of 
detection responds to the amplitude variations of the inci-
dent power and is insensitive to any phase or frequency 
modulation of the optical carrier. 4 
The DCFP is constructed using two parallel plane elec-
trodes one of which contains a photocathode, a good second-
ary emitting surface, a collector aperature or anode, and 
is divided (electrically) into two parts forming a split 
dynode. A schematic configuration for the DCFP is shown 
in Figure 4. Crossed magnetic and electric fields exist 
between the electrodes. The magnetic field is a steady 
spatially uniform field located between the electrodes and 
pointing in the negative z direction. The crossed electric 
field consists of both a static and a dynamic component 
both parallel to the y axis. The time varying portion of 
the electric field is spatially uniform between the elec-
trodes while the static component consists of two discrete 
values being separated where the dynode is split and both 
directed in the negative y direction. 
A stream of photons passing through an aperature in 
the upper electrode and incident upon the photocathode 
will cause electrons to be injected into the region be-
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the electric field is such that the upper electrode is 
positive with respect to the photocathode, then the elec-
trons are accelerated towards the upper electrode by the 
electric field. As the electrons gain velocity the mag-
netic field will cause their path to curve in a clockwise 
manner and if the intensity magnitude of the field is suf-
ficient, the direction of the electrons is reversed. The 
combined influence o:f the electric and magnetic :fields 
:force the electrons to .follow a cycloidal path translating 
some step size along the positive x axis with each cycle 
o:f the dynamic electric :field. As the electrons return to 
the dynode, part o:f their kinetic energy is lost in over-
coming the electric field. 
The gain in kinetic energy of the electrons during 
each step is proportional to the differences between the 
electric field intensities at the times o:f departure and 
arrival at the secondary emitting surface. If no dynamic 
electric :field were present, the net gain in kinetic energy 
would be o. The initial energy o:f the photoelectrons and 
the secondary emission electrons is too low to produce a 
secondary emission ratio greater than 1, thus without in-
creasing the electron energy the DCFP would not exhibit 
any gain. 5 
If an electron has gained sufficient kinetic energy 
:from the electric :field, it produces 6 secondary electrons 
as it strikes the secondary emitting surface on the lower 
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Figure 4. Schematic representation of the DCFP. 
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the dynamic electric field is reversing direction and are 
accelerated towards the upper electrode following a path 
similar to the first electrons, again moving further along 
the positive x axis. After a number, n, of such steps, 
the electrons arrive at the collector and produce the 
output pulse of the DCFP. 5 The gain of the tube, G, is 
proportional to 6 and to the number of steps n being, 
G = 0 (n-1) 
the last step at the collector not contributing to the 
gain because no secondary electrons are produced. 
The sampling or gating action of the DCFP arises from 
the requirement for the electric field intensity to be 
larger at the time of electron departure than at the time 
of arrival to enable the tube to exhibit gain. The sam-
pling interval is primarily a function of the ratio of the 
static to the dynamic electric field intensity with 
changes of the magnetic field intensity producing only a 
small variation. This sampling interval is found to vary 
from 10 percent to 70 percent of the period of the dynamic 
electric field. 6 
Both the number of multiplication steps n and the 
secondary emission factor o are functions of the static 
and dynamic values of the electric field intensity as well 
as the magnetic field intensity. As each of these is 
varied independently, the gain exhibits some peak value. 
The place of occurrence of this maximum is a function of 
the values of the two parameters being held constant. 
Thus the resultant gain of the DCFP is determined by the 
value of all three parameters.5 
14 
The gain mechanism of the DGFP causes phase focusing 
of the signal being amplified. The influence of the elec-
tric field upon the electrons depends upon the phase of 
the electric field which exists when the electron first 
enters the region between the electrodes. An electron 
that enters this region just as the electric field inten-
sity starts increasing in the direction to accelerate the 
electron away from the lower electrode is overtaken by an 
electron which leaves at a later phase of the dynamic elec-
tric field because this second electron sees a larger ini-
tial accelerating potential. This effect causes a bunch-
ing of the time of arrival of the electrons. After several 
steps a definite phase focusing has occurred. 5 
The operation of the DCFP can be summaFized as fol-
lows. The input signal is sampled over some portion of 
the dynamic electric field period. This sample is then 
amplified by means of secondary emission electron multi-
plication. During this amplification process the signal 
is phase focused producing an intensely sharp output pulse 
which occurs synchronously with the dynamic electric 
field. 2 
Independent optimization of the DCFP sampling function 
and gain is obtained by means of the split dynode. 7 This 
allows the static electric field intensity to assume two 
independent values, one in the region of the first few 
15 
steps to control the sampling and the second in the remain-
der of the amplification region to control the gain. 
The DCFP uses a strip dynode and depends on the cross-
ed fields to control the steps size (the number of steps). 
The dynamic portion of the electric field intensity rigidly 
controls the electron transit time (one step occurring for 
each cycle). 5 Present technology electrostatic secondary 
emission photomultipliers suffer a decrease in gain with 
increasing frequency due to the spread in transit time of 
individual electrons from electrode to electrode. 3 The 
rigid control of this electron transit time from step to 
step in the DCFP prevents a decreasing gain with increas-
ing frequency. Thus the DCFP is found to be a superior 
receiver for microwave modulated light. 
The optical receiver is designed to operate with an 
input optical pulse train and at least one gate must be 
generated for each expected received signal pulse or part 
of the t~ansmitted information will be gated out by the 
receiver. The repetition rate of the optical pulse train 
and the PCFP dynamic electric field or RF drive frequency 
must be ~armonically related, meaning, the RF drive fre-
quency must be equal to, or a harmonic of, the optical 
pulse train repetition rate. A phase displacement between 
the dynamic electric field and the incident optical pulse 
train will cause an amplitude decrease in the DCFP output 
pulses because part of the received signal will be gated 
. 
out. ln fact a frequency difference between the RF drive 
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and the optical pulse train will cause the DCFP output 
pulses to be amplitude modulated at the difference fre-
quency. The percentage modulation is determined by the 
incident optical pulse width and the DCFP gate width or 
sampling interval. The average value of the Du~·p output 
pulses is a periodic function, the period of which is equal 
to the difference frequency of the RF drive and the optical 
pulse train. This periodic function has been shown to be 
a result of the convolution of the optical pulse and the 
DCFP sampling function.5' 6 Using a narrow laser pulse and 
knowing its shape allows one to infer the nature of the 
DCFP sampling function by observing the shape of the con-
volved signals. 
D. Theory of Phase-Locked Loops 
A feedback automatic-phase-control system is generally 
referred to as a phase-locked loop. In its simplest form 
a phase-locked loop consi~ts of three major components, a 
voltage controlled oscillator (VCO), a phase detector (PD), 
and a filter (F(s)). The method of interconnection of 
these devices is shown in Figure 5a. The general use of a 
phase-locked loop is to synchronize the frequency and phase 
of two oscillators. This synchronization process fills 
many needs. A less noisy version of an input signal can be 
reproduced by synchronization of a local oscillator. The 
frequency stability of a generator can be improved by phase 
locking it to a stable source. A phase-locked loop can be 
used to demodulate a frequency or phase modulated input 
signal. 
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The VCO is essentially a free running oscillator, the 
frequency of which can be shifted by means of a control 
voltage. A typical VCO responds as shown in Figure 5b. 
The free running frequency or the center frequency (fc) or 
the VCO is its output frequency for zero control voltage. 
In the VCO characteristic shown in Figure 5b the VCO is 
linear, that is~ the slope of the VCO output frequency ver-
sus the control voltage is a constant. 
The phase detector (PD) is a circuit which generates 
a voltage proportional to the phase difference between two 
input signals. A linear phase detector characteristic is 
shown in Figure 5c. Several other types of phase detector 
characteristics exist, the most common and most analyzed 
being the sinusoidal characteristic which is shown in 
Figure 6a. This type of phase detector characteristic can 
be generated by simply low pass filtering the output of an 
analog multiplier. Assume the two input signals to the an-
alog multiplier are sin(w,t) and cos(wtt-¢). 
Then 
sin(w&t)cos(wt,t- tp) = !sin([w, -w~t+ cf> )+!sin([w, +UJt]t+~) 
Now if the input frequencies are the same such that 
Wa = W2 
then 
'ain(w 1t)cos(w,t- <1) = isin(2"'tt+ ~)+!sin</> 
































Basic phase-locked loop.(a) Block diagram. 
(b) VCO characteristic. (c) Phase detector 
characteristic. 
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component is filtered out the result is 
sin(w 1t)cos(Wtt-¢) = ~sin<;6 
A sinusoidal phase detector characteristic is thus gener-
ated. Other types of phase detectors will generate other 
characteristics two of which are shown in Figures 6b 
(triangular) and 6c (sawtooth). 
In addition to adding a low pass filter to the phase-
locked loop to filter out the second harmonic signal gen-
erated in the sinusoidal phase detector, improvements can 
be made in the loop transient and steady state response by 
means of a loop filter. Inclusion of a loop filter changes 
the phase-locked loop from a first order system, to a sec-
ond order system. A second order phase-locked loop allows 
improved performance because additional loop parameters 
may be independently specified thus allowing for a more 
nearly optimal solution. Specification of three parameters 
will in general determine the phase-locked loop performance. 
These parameters are loop bandwidth,wn, loop gain, K, and 
the loop damping ratio, ~ • 
1. Linear Model for the Phase-Locked Loop 
A linear model for the phase-locked loop may be devel-
oped using phase as the control variable. It is assumed 
that the input and output frequencies are the same, the 
system is frequency locked, and that the relative input 
output phases are approximately the same, the system is 















Phase detector characteristics. (a) Sinusoidal. (b) Triangular. (c) Sawtooth. 
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The phase detector operation may be described as fol-
lows 
vd = Kd sin ( ., -·· ) 
where 
vd = the phase detector output voltage 
Kd = the phase detector gain in volts/radian 
e..c. = the loop input phase 
eo = the vco output phase 
Since the loop is near phase-lock the phase error, e.c.- 9o , 
is small and sin ( e.c. - eo) may be replaced by e..t- eo . 
Using this approximation and taking the Laplace transform 
Vd(s) = Kd( 9l(s)- 9o(s)). 
The output signal of the phase detector is filtered 
by the loop filter before being applied to the VCO. In 
Laplace notation 
v2 (s) = F(s)Vd(s) 
where 
v2 (s) = the 
F(s) = the 
Vd(s) = the 
Deviation 
expressed as 
~w = K 0 V2 
where 
VCO control voltage 
loop filter transfer function 
output phase detector voltage. 
of the VCO from its center frequency 
6W = the VCO frequency deviation about its 
center frequency 
may be 
K 0 = the VCO gain constant in radians 
per second per volt. 
v2 = the VCO control voltage 
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Because frequency is the derivative of phase, the operation 
of the VCO may be further described as follows 
L!lr.W = 
d 9o ( t) 
dt 
d eo( t) 
f::!W = 
dt 
Taking·Laplace transforms results in 
..., [d edot( t)l ~ ~ = seo(s} = K0 V2 (s) 
or 
s 
Since the factor 1/s represents the transform of an inte-
grator, the phase of the VCO output will be proportional to 
the integral of the input control voltage. 
A block diagram illustrating the linear model of the 
phase-locked loop is shown in Figure 7a. The closed loop 
feedback control system shown in Figure 7b is governed by 




Using the .above relationship, the transfer functions. which 
express the operation of the phase-locked loop components 
may be combi~ed to give the loop equations which predict 
the closed loop performance. 
C(s) = eo (s) 
R( s) = e.i (s) 
K 
G(s) = KdF(s)-2. 
s 





= Ko 6L(s) 1+KdF(s)-
s 
eo(s) KdK0 F(s) 
= 
e.l < s) S+KdK0 F(s) 
Now specification o.f the loop .filter will determine the 
closed loop response. 
2. Loop Filter 
a. First Order Phase-Locked Loop 
I.f no loop .filter is used, that is, 
F(s) = 1 

















Control system block diagrams. (a) Linear 
model of the phase-locked loop. (b) General 
model of a feedback control system. 
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b. Second Order Phase-Locked Loop 
For the second order system the characteristic 
equation of the closed loop response can be written 
as follows 
where 
Wn = the loop natural frequency 
~ = the damping ratio 
The parameters Wn. and ~ are used in control system 
design and analysis to characterize performance. 
i. Low Pass Filter 
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ii. Passive Lead-Lag Filter 





s(1j + ft)+1 
then 
KoKd ( sTz+1) eo (s) Ta+Tz 
= 
ei<s) 
s2 1+K0 Kd12. KoKd s 
[, + 1Z ll+ ft. 
and 
Wn. ~KoKd 
= I;+ Tz 
t~z 1 ~ ~KoKd = K0 K Ta+Tz. 
iii. Active Lead-Lag Filter 
If a high gain operational amplifier is 








F(O) = the open loop amplifier gain 
K0 KdF(O) ( ) eo (s) "Tj s1Z,+1 
91 (s) = s 2+((1+K0 KdF(O)Iz)/1j]s+K0 KdF(0)/1'"", 





WI'\="\) K0 KdF( 0) /'l", 
~· = ii2.-\)K0 KdF( 0) /'1"'1 
27 
Note that f'or F(O) = 1, the passive and the ac-
tive lead lag filters and loop responses are 
equivalent. Also by picking a value for F(O), 
any value of' DC gain for the filter may be ob-
tained. 
The preceding material on phase-locked loop 
theory assumed the loop was locked and that the 
phase error was small, allowing use of the linear 
model. This assumption is now discarded as the 
large signal phase error and acquisition perform-
ance of' the loop are considered. 
3. Static Phase Error 
When the phase-locked loop is locked and tracking the 
input signal, a phase offset generally exists between the 
input and output signals. This phase offset is a static 
phase error and its magnitude is found as follows 
where 
sin ee w;.-wc AW = ::=:-
K K 
ee = the static phase error 
~L = the input frequency 
We = the VCO center frequency 
K = the open loop DC gain 
K = K0 KdF(O) 
(lW = W.i.-Wc 
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If 6e is small then the static phase error is approximated 
as follows 
then 
9e === sin 9e 
= m¥ 
K 
4. Dynamic Tracking Error 
A second order phase-locked loop can track a frequency 
ramp input only if the DC loop gain is infinite. For the 
high but finite gain case the loop can track the frequency 
ramp for a while but the magnitude of the dynamic error 
keeps increasing until the loop loses lock. The input 
signal to the loop could contain a frequency ramp due to 
the change of the Doppler frequency caused by the overhead 
pass of a satellite. 
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The dynamic phase error for the infinite gain second 
order loop is 
• 




dt..W d (U).L -We) 
= 
d'b dt 
Assume the phase detector limits the loop dynamic range 
and no other loop components saturate. The maximum value 
of sin 9e is 1 thus the maximum permissible input signal 
sweep rate is 
Therefore for the high gain second order loop to track the 
input signal 
. ' AW < Wn 
and the loop will eventually lose lock as the phase error 
accumulates (at a rate dictated byAW and Wn2.). 
5. Hold in Range 
Once a phase-locked loop has achieved phase lock, the 
input frequency may be slowly varied and the loop will 
track the variation. The permissible range over which the 
input frequency may be varied and still not lose phase lock 
is called the hold-in range. The magnitude of the hold-in 
range is determined by the maximum error signal which can 
be generated with one of two items determining this maximum. 
Either soae element in the phase-locked loop saturates, or 
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the permissible value of the static phase error is exceeded. 
In the first case lock is lost and the loop proceeds to 
slip cycles generating a beat note (the input and VCO dif-
ference frequency) for the error signal. In the second 
case lock is not lost, but the loop no longer performs 
satisfactorily and the design specifications may not be 
met. 
Thus 
WH = K sin( ee) 
where 
WH = the hold in range (about the 
VCO center frequency) 
K = the loop DC gain 
ee = the permissible value of the 
static error. 
If the phase detector is allowed to saturate, that is, 
sin ee = 1 then the hold in range is 
WH = +K 
and the maximum hold in range is equal to the DC loop gain. 
~hus the phase-locked loop hold-in range can be made arbi-
trarily large simply by increasing the loop gain. 
6. Lock in Range 
The lock in range of a phase-locked loop is defined 
as the input frequency range over which phase-lock is 
achieved without cycle slipping (the phase error does not 
exceed 211"). 
The lock in range is a function of the loop filter 
but in all cases is proportional to the loop bandwidth. 
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It can be shown that for the first order loop where F(s) = 
1, the lock in range is found to be 
WL. = K 
or the lock in range (WL) is equal to the DC loop gain (K). 
For the second order phase-locked loop where the loop 




the lock in range is 
(&)L = Wn. 
or the lock in range is equal to the loop bandwidth. 
or 
When a lead-lag filter is used with 
s 'Tz+1 
F(s) = passive filter 
s ( il + 't'2.) + 1 
s'le+1 
F(s) = F(O) active filter 
s'l( + 1 
the lock in frequency is 
or 




which is equal to the high frequency loop gain giving 
Wt.. = 2~Wn (1<<K0 KdTf) 
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7. Pull in Range 
The pull in range of a phase-locked loop is_defined as 
the input frequency range over which phase lock will be 
eventually achieved although the loop may slip cycles be-
fore lock is acquired. 
For the phase-locked loop without a loop filter, that 
is, a first order loop where, 
F(s) = 1 
the pull in range is equal to the lock in range. 
Wp = K 
The pull in range (Wp) is equal to the DC loop gain (K). 
For the second order phase-locked loop the pull in 
process is highly non linear. When the frequency difference 
is equal to the lock in range, then lock up will occur 
without further cycle slipping. 
Suppose the phase-locked loop is broken at the input 
to the VCO so that the open loop characteristics can be 
observed. The error signal will be a beat note which is 
the difference frequency between the free running VCO and 
the input signal. The shape of this beat note will be the 
same as that of the phase detector characteristic, but it 
will be filtered and attenuated somewhat by the loop filter. 
If the loop is closed this error signal or beat note will 
frequency modulate the VCO with the result that the error 
signal becomes highly non linear. This non linear error 
signal or beat note is found to contain a DC value which 
tends to· drive the VCO towards the input signal frequency. 
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The filter in the second order loop tends to integrate 
this DC value until sufficient magnitude is reached to 
drive the VCO close enough to the input frequency to enable 
lock up to occur. 
A general solution for the pull in range of a second 
order phase-locked loop has not yet been found, but approx-
imations to this solution exist. 8 ' 9 For the loop with an 
active lead lag filter 




A. Basic Theory of Operation of Proposed Receiver 
Optical receiver implementation can be accomplished by 
either of two basic methods of detection known as Heter-
odyne detection (photomixing) or direct photodetection. 
In the system under discussion direct photodetection is 
employed due to several advantages. It is basically sim-
pler than photomixing because of the lack of requirement 
for a laser local oscillator. Direct photodetection is 
less sensitive to the input signal frequency (light wave-
length) than the heterodyne technique. An application 
where the received signal would suffer a Doppler shift 
could be disastrous in a heterodyne system. The magnitude 
of the Doppler shift could easily be a signal in the micro-
wave frequency range and thus exceed the signal bandwidth. 
The device used to implement the direct photodetection is 
the dynamic crossed field photomultiplier (DCFP). 
The basic receiver works as follows. The transmitted 
light pulses are collected in a large aperture, filtered 
and focused on to the photocathode of the DCFP. The photons 
in the incident light pulse cause electrons to be ejected 
from the photocathode surface and these electrons are then 
multiplied in number by means of secondary emission. The 
35 
average number of electrons emitted from the photocathode 
per incident photon is a measure of the quantum efficiency 
of the photocathode. In general, light pulses are refer-
red to as consisting of so many photoelectrons rather than 
the number of photons. The relationship between the number 
of photoelectrons and the number of photons in a light 
pulse is the quantum efficiency of the photocathode which 
is used to detect the light pulse. 
The output of the DCFP passes into a threshold detec-
tor where the decision is made as to whether a "one" or a 
"zero" has been transmitted. After the original PGBM mod-
ulating signal has been reconstructed the remaining signal 
processing is the same as that in a conventional microwave 
PCM receiver. 
The remainder of the receiver is concerned with the 
generation of the synchronizing signal required for proper 
operation of the DCFP. The synchronizing signal is basi-
cally a sinusoidal wave, four times the frequency of and 
phase locked to the incident optical pulse train. This 
signal is generated as an integral part of a phase-locked 
loop which utilizes the DCFP as the phase detector. 
This phase-locked loop is unique in that it is imple-
mented by means of dithering the phase of the synchronizing 
signal about the optimum value (the point where the DCFP 
has the maximum gain). This phase dither is accomplished 
by phase modulating the RF drive signal at the dither fre-
quency. Both the phase and the amplitude of the DCFP 
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output pulses are affected by the phase dither of the R~ 
drive signal. The output pulses contain a time jitter (or 
phase modulation) caused by and synchronous with the RF 
drive. The RF drive dither also causes the DCFP gates to 
jitter with respect to the input optical pulse train re-
sulting in the gate-pulse convolution being amplitude mod-
ulated at the dither frequency. The amplitude and phase 
modulated pulse train is synchronously detected by means 
of a reference signal from the dither oscillator which was 
used to originally dither the RF drive. The detected sig-
nal is amplified and filtered and becomes the control sig-
nal for a voltage controlled crystal oscillator (VCXO). 
The VCXO output is the required synchronizing signal for 
the DCFP. A block diagram for the synchronizing of the 
DCFP via a phase-locked loop is shown in Figure 8. 
B. Theory of the DCFP Phase-Locked Loop 
In a phase-locked loop the phase detector is used to 
measure the phase error between the VCO and the input sig-
nal. In a microwave receiver some signal processing is 
' 
nprmally done prior to the input of the phase detector. 
As a minimum an antenna and a RF amplifier generally pre-
cede the phase detector. For proper operation of a syn-
chronization loop it is required that the signal processing 
preceeding the phase detector not distort the input phase. 
For the optical receiver, the DCFP serves as the first RP 


















Figure 8. Block diagram of synchronizing phase-looked loop 
for the DC:PP. 
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The output signal of the DCFP is a pulse which is the phase 
focused amplification of the sampled incident optical pulse 
train. This phase focusing action of the DCFP causes the 
output pulse to occur synchronously with the RF drive sig-
nal. Unfortunately this causes the pulse output of the 
DCFP to be void of normal phase information about the rel-
ative phase error between the DCFP RF drive and the inci-
dent optical pulse train. This lack of output phase infor-
mation generates the requirement to use the DCFP itself as 
the phase detector. 
The internal DCFP gate can be swept past the received 
optical pulse by frequency locking the RF drive to the in-
put optical pulse train and then varying the relative phase 
displacement between them. The DCFP output pulse amplitude 
is proportional to the amount of the received optical pulse 
contained in the gate. This causes the pulse amplitude to 
vary cyclically modulo 2if with the phase difference be-
tween the gate and optical pulse. A typical example of 
the pulse amplitude variation versus phase displacement is 
shown in Figure 9. The convolution curve of the received 
pulse and the DCFP gate is identical to the pulse amplitude 
versus phase displacement curve. 
The optimum operating point for the synchronization 
process is where the receiver gate is centered on the in-
cident optical pulse allowing maximum receiver sensitivity. 
Since the DCFP gain following the initial gating process is 
constant with varying RF drive phase, the phase displacement 



















RELATIVE PHASE DISPLACEMENT 
39 
Pulse amplitude variation versus phase displace-
ment between the optical pulse train and the RF 
drive. 
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corresponding to the maximum output pulse amplitude indi-
cates where the gate is centered on the received pulse and 
therefore is the optimal operating phase displacement. 
The output pulse amplitude versus phase displacement 
curve (convolution curve shown in Figure 9) can be used to 
generate a discriminator or phase detector curve which in-
dicates error signal versus phase displacement. If the 
convolution curve is offset or displaced by a DC voltage a 
phase detector curve results. A phase-locked loop tracks 
about the null or zero voltage point on a phase detector 
curve. The null point on the generated phase detector 
curve does not occur at the optimal tracking point for a 
symmetrical curve. (Non symmetrical phase detector curves 
tend to case erratic behavior of the phase-locked loop 
during the acquisition process.) This sub optimal tracking 
results in a loss of receiver sensitivity caused by gating 
out or throwing away half of the received signal. 
Implementation of this procedure for generating a us-
able phase detector curve could turn out to be somewhat of 
a problem. Some method must be found for measuring the 
peak output pulse amplitude and subtracting half of said 
peak value from the output pulse amplitudes of the DCFP. 
The average value of the resulting pulses would be the 
error signal for the phase-locked loop. Measuring the 
peak output pulse amplitude would be very difficult since 
the DCFP would be phase synchronized at a point not cor-
responding to the peak output pulse amplitude. Also 
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variations of transmitter power and atmospheric dispersion 
would cause the value of the peak output pulse to continu-
ally change thus requiring continuous monitoring. Due to 
this severe implementation handicap, and the sensitivity 
loss, other methods of generating a usable phase detector 
characteristic for the DCFP will be considered at this 
time. The problem of generating a phase detector charac-
teristic for the DCFP is somewhat analogous to generating 
a radar range gate tracker in a radar system. Several 
implementations are possible to solve this problem. The 
most common solution used in radar range gate tracking is 
a split gate or early gate, late gate tracker. 10 
1. Using the DCFP as a Split Gate Tracker 
A split gate tracker is useful as a time discrimina-
tor. The device functions by generating a discriminator 
characteristic with respect to time about some reference 
time value. For a fixed frequency of operation this type 
of tracker may also be used as a phase discriminator where 
the input signal is non sinusoidal such as a pulse train. 
Essentially the tracker generates a gate which is to 
be positioned symmetrically about the received pulse. This 
gate is split into two equal parts sometimes called an 
"early gate" and a "late gate." The function of the split 
gate tracker is to center the received pulse inside of the 
gate such that a symmetrical received pulse will contain 
equal areas within both the early and late gates. A time 
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discriminator curve, which directs gate movement so as to 
center the pulse, is generated by noting the fractional 
area of the received pulse ~hich is contained in the early 
and late gates. The differential area between the early 
and late gates is found by integrating the received pulse 
over the time of the gate with the early and late gates 
being used to determine a weighting factor to be applied 
to the pulse amplitude. Generally the early gate carries 
a weight of +1 and the late gate a weight of -1. There-
sult of the integration process determines how well the 
received pulse is in the gate. A positive result from the 
integration process indicates too much of the pulse oc-
curred in the early gate thus the next generated gate 
(assuming a periodic pulse) should occur earlier. A neg-
ative result from the integration process indicates too 
much of the pulse occurred in the late gate and thus the 
next generated gate should occur later. If the integration 
yields zero the pulse is properly centered in the gate and 
the next gate should occur at the same relative time. A 
graphical representation of the split-gate tracker opera-
tion is shown in Figure 10. 
A split gate tracker can be implemented as follows. 
The incident signal is divided equally by using an optical 
beam splitter. Half of the signal power is thus applied 
to each of two separate matched DCFP's. One DCFP acts as 
the early gate and the other as the late gate. The late 
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Figure 10. Generation of split gate tracker discriminator 
curve. 
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fraction of the gate width. The synchronization is 
achieved when the signal outputs of the DCFP's are equal. 
This split gate synchronization system suffers a loss 
of sensitivity due to the beam splitter. The biggest dis-
advantage of the split gate synchronization system is the 
requirement for two matched DCFP's. Matched channel re-
ceivers always work better in theory than in practice. 
Also some of the signal processing must be accomplished at 
the input optical pulse repetition rate frequency. Due to 
these disadvantages a split gate tracker will not be used. 
2. Using the DCFP as a Dithered Gate Tracker 
Another means of generating a phase detector curve is 
by dithering (or jittering) the gate position a small frac-
tion of the pulse width in a deterministic manner. If the 
phase of the dynamic electric field is periodically varied 
at some rate (the dither frequency) the result is a 
position modulation or dither of the DCFP gate. The gate 
dither causes the DCFP output pulses to be amplitude modu-
lated at the dither frequency. The index of modulation can 
be determined by noting the magnitude of change in the DCFP 
output pulse (amplitude modulation) and comparing this to 
the pulse amplitude versus phase displacement which is de-
picted by the convolution curve for the DCFP. The degree 
or index of modulati~n is directly related to the slope or 
rate of change of the convolution curve, thus the derivative 
of the convolution curve with respect to phase displacement 
45 
determines the magnitude of the pulse amplitude modulation 
as a function of the phase dither. A typical DCFP convol-
ution curve along with its derivative is shown in Figure 
1 1 • 
Suppose the DCFP is operating such that the average 
phase displacement is ~/2 radians and the instantaneous 
value of the phase displacement is dithered about this 
average value. As the instantaneous value of the phase 
displacement decreases the DCFP output pulse amplitude in-
creases. This relationship reverses if the average value 
of the phase displacement is moved to 3 "'t( /2 radians. The 
relationship between the value of the phase displacement 
and the output pulse amplitude is indicated by the sign of 
the derivative of the DCFP convolution curve. The magni-
tude of this derivative curve indicates the amount of pulse 
amplitude change per unit phase displacement. The synchron-
ization loop will track at either 0 or~ radians phase dis-
placement since these points represent a null on the phase 
detector curve. Which of the two nulls the loop tracks 
about depends upon which slope is stable, that is, repre-
sents negative feedback. 
Demodulation of the gated output pulse using synchron-
ous detection, in which the dither oscillator is used as a 
reference, yields an error signal whose amplitude is pro-
portional to the magnitude of the DCFP gate error relative 
to the center of the optical pulse. The polarity of this 
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ative with respect to phase displacement. 
47 
phase displacement between the DCFP gate and the optical 
pulse is varied 2~ radians the synchronously detected sig-
nal will trace out a phase detector curve showing how the 
DCFP functions as a phase detector. 
Since the output signal of the DCFP is a pulse the 
amplitude modulated information is contained directly in 
the average value of these pulses, causing the amplitude 
modulated signal to appear directly at base band. Thus 
amplitude demodulation of the output pulses of the DCFP is 
not required. Additionally this baseband modulating signal 
is found to occur as a component of the current from the 
bias supply which is used to establish the static component 
of the electric field. The output dither signal of the 
DCFP can be obtained from a measurement of the bias current 
which requires none of the output signal power of the DCFP, 
thus maximizing the available receiver output. 
This dithered phase method of synchronization has 
several advantages. The basic phase-locked loop circuits 
are implemented at and below the dither frequency, thus 
simplifying the design somewhat. The only degradation in 
the receiver sensitivity is that due to the amplitude modu-
lation on the pulse output caused by gating out a small 
fraction of the received signal. 
A phase dither synchronization loop should work ade-
quately and therefore the actual design will be considered 
in greater detail. 
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C. The Synchronization Loop Design Goal 
The end item usage of an optical receiver is as 
varied as that of any typical Radio Frequency or microwave 
receiver. Four projected applications for an optical re-
ceiver which in general cover the spectrum of uses and 
enable establishment of a comprehensive world wide optical 
communication network are: 
1. Receiver for a synchronous earth satellite 
2. Receiver for a low earth orbital satellite 
3. Airplane receiver 
4. Ground station receiver 
Transmission between vehicles which are moving with 
respect to each other will cause the received signal to 
suffer a Doppler frequency shift. The system employed to 
generate the synchronizing signals required by the DCFP 
should be capable of handling these frequency changes. 
If the optical signal is to be transmitted through 
the atmosphere it will suffer some degradation due to the 
turbulances in the signal path. These degradations will 
appear as amplitude modulation and time dispersion in the 
received pulses. Again the optical receiver must be ca-
pable of handling the perturbed signal. 
various transmitters will probably be used with the 
optical receiver and the characteristics of these different 
laser transmitters will vary somewhat. The wavelength of 
the transmitter is constrained to be in a region for which 
the DCFP photocathode has a reasonable quantum efficiency. 
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Presently work is being carried out in the visible part of 
the spectrum in the green region. The present optical wave-
length is approximately 530 nanometers. The half amplitude 
pulse width of the laser presently being used is 300 pico-
seconds. This pulse width might be larger or smaller if a 
different laser were used. A mode locked laser is essen-
tially a cavity oscillator the stability of which is of the 
order of 1 part in ten to the sixth at best and typically 
1 part in ten to the fifth. The amplitude of the trans-
mitted pulses will.vary slightly, (perhaps by 10 percent), 
due to the instabilities in the gain of the mode locked 
laser transmitter. The phase-locked loop which is used to 
synchronize the DCFP must be capable of handling these 
frequency and amplitude variations. 
Besides the laser transmitter and the signal trans-
mission channel causing the received pulse amplitude to 
vary, the data format (the relative number of "ones" and 
"zeroes") causes the average value of the received signal 
strength to vary. The receiver should be able to handle a 
minimum of a two to one change in the received power level. 
The receiver presently being designed is a prototype 
unit which will be used for a laboratory demonstration of 
system feasibility. Thus, there is no requirement for the 
synchronization loop to track a Doppler shift. The track-
ing loop must track a one kilohertz frequency variation at 
a one kilohertz rate. This minimum condition should be 
met even with a two to one change in the receiver input 
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signal amplitude. 
The following is a list of the phase-locked loop de-
sign constraints. 
1. The bandwidth shall be 2KHz nominal with 1 
KHz minimum. 
2. The acquisition range shall be 40 KHz nominal, 
·with 10 KHz minimum. 
3. The hold in range shall be greater than 40 KHz 
nominal with 10 KHz minimum. 
4. The static phase error shall be less than five 
degrees for any input signal in the hold in range. 
5. The dynamic phase error shall be such that the 
loop does not lose lock for an input frequency 
variation of 1 KHz at a 1 KHz rate or approxi-
mately 1X106 Hz/Sec swept frequency. 
6. Input signal amplitude variation of two to one 
shall not cause the phase-lock loop parameters 
to fall below their minimum values. 
1. The acquisition time shall be 1 second nominal 
with a maximum of 2 seconds. 
8. If the pull in range is not adequate to cover 
the expected input signal frequency variations 
or if the pull in time is greater than the al-
lowable acquisition time, a sweep acquisition 
circuit shall be used. 
9. The phase-lock loop shall contain a lock de-
tector to indicate when the loop is properly 
synchronized. 
10. A voltage controlled crystal oscillator (VCXO) 
shall be used for the voltage controlled oscil-
lator (VCO) due to the inherent high frequency 
stability and low noise of the VCXO. 
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11. The phase-lock loop shall be implemented by means 
of a dithered phase of the RF drive signal to the 
DCFP. The magnitude of the phase dither shall 
be such as not to cause more than a five percent 
amplitude modulation on the output of the DCFP. 
12. The dither frequency shall be as low as possible, 
a nominal value of 250 KHz is acceptable and a 
maximum value of 1 MHz will be allowed. 
13. Provisions shall be made to prevent or to detect 
and correct false lock which may occur due to the 
DCFP phase detector characteristics or due to the 
input data format. 
14. The present receiver shall be required to operate 
in a normal laboratory environment only. 
15. The signal frequencies referred to are for the 
300 MHz optical pulse train input. 
16. The DCFP shall be a 1200 MHz tube and as such 
will operate at the fourth harmonic of the input 
signal. 
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D. Design of the Synchronization Loop 
Specification of the loop filter, F(s), for the phase-
locked loop determines the loop tracking performance. Be-
fore considering the available choices for the loop filter, 
the loop parameters will be specified which will meet the 
design goals. 
A minimum value for the open loop gain can be deter-
mined from the maximum allowable static phase error. If 
the allowable phase error is five degrees for an initial 











K = 1.15x1o7 
Another design condition specifies that an input sig-
nal amplitude variation of two to one should not cause the 
phase-locked loop parameters to fall below their minimum 
value. Since the loop gain is directly related to the 
input signal amplitude, the gain should be doubled to allow 
for the input amplitude variation, therefore, 
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K ~ 2. 3x10 7 
The bandwidth is specified to be 5 KHz nominal with a 
1 KHz minimum. Also the dynamic phase error is specified 
such that the loop should not lose lock for a 1 KHz input 
signal variation at a 1 KHz rate at 300 MHz. This is equi-
valent to sweeping the input frequency 1 KHz in 1/(1 KHz) 
or 1 millisecond. Thus the input frequency rate of change 
would be 
Af = 1 KHz/1 millisecond 
• 
1. Ox1o 6 O.f = Hz/sec 
. 
4.0x1o6 ~f = Hz/sec(at 1200 MHz) 
Gardner 8 specifies for a second order loop that the 
maximum rate of change of the input frequency be such that 
.6t:> < Wn2 
or the loop will lose lock. 
Thus 
or for the case being considered 
Wn ~ '\)2'fix4x1o6 
Wn. ~ 5x103 radians/sec 
or 
fn ~. 795 KHz 
The loop bandwidth is found to vary directly as the 
square root of the loop gain. Thus to allow for decreases 
in the loop gain due to input signal amplitude variations, 
the loop bandwidth should be somewhat wider than the min-
imum acceptable value. 
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If the loop gain is made too high or if the loop band-
width is too wide the phase-locked loop error signal will 
become noisy. This situation will exist if the VCXO con-
trol signal is sufficiently noisy that the output VCXO 
phase jitters an amount equivalent to the static phase er-
ror. Further increases in the loop gain will decrease the 
static phase error but increase the output phase jitter. 
Making the loop bandwidth wider than the amount required to 
track the input signal variations just increases the noise 
bandwidth thus lowering the loop signal to noise ratio. 
The loop filter is implemented by the use of an active 
lead-lag filter, since this choice gives the greatest flex-
ability in the design and is adequate to meet the design 
goals. 
The open loop gain is made equal to 
7 K = 2.4x10 
and the loop bandwidth is 
Wn = 2irx103radians/sec 
and for good transient response the loop damping ratio is 
~ = 0.707 
The loop gain is found as follows 
where 
K = the open loop gain 
Ko = the vcxo gain 
Kd = the phase detec.:tor gain 
F(O) = the loop filter gain 
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The VCXO used in the synchronization loop has an out-
put frequency of 100 MHz and a gain of 10 KHz per volt. 
This signal is then frequency multiplied by 12 to achieve 
the desired 1200 MHz drive signal for the DCFP. Thus 
K0 = (2~x10KHz/volt)x12 
K0 = 7.55x1o 5radians/volt. 
The phase detector gain is found as follows. The RF 
drive to the DCFP is dithered approximately five degrees, 
such that the output pulses of the DCFP exhibit five per-
cent amplitude modulation at the dither frequency. This 
amplitude modulation is detected by measurement of the 
changing DCFP dynode current. The dither signal is then 
amplified in an AGC amplifier which removes slowly varying 
signal level changes due to input power variations. The 
output signal level of the AGC amplifier is -6.5 dbm or 
approximately 300 millivolts peak to peak. This signal is 
applied to a double balanced mixer which is used as the 
synchronous detector. The gain of the double balanced 
mixer is approximately -5.5 db or .53 when the local oscil-
lator signal is +7 dbm. The phase detector gain can now be 
found since a ~/2 radian phase shift represents a peak 
output signal of the phase detector of 
.300/2 
Kd = .53x 
iT /2 
Kd = 0.0506 volts/radian 







= ------~--------~ 7.55x105x5.06x1o-2 
F(O) = 6.27x1o2 
active lead lag filter 
w" = 2'tfx103 radians 
w., = "\jK0 KdF( 0) /11 





T, = ( 2irx103) 2 
T, = 6 -1 .1x10 
~ = 0.707 
~ = ~T2. '\jK0 KdF(O)/T1 




1e_ = 21"t"x 1 o 3 
'Ia = 2.25x1o-4 




E~ Circuits Used for Design Implementation 
1. Bandpass Filter 
A bandpass filter is required to precede the AGC 
amplifier to eliminate undesirable signals. When the loop 
is unlocked a beatnote, which is more than an order of 
magnitude larger in amplitude than the desired dither 
signal, is present at the AGC amplifier input. This large 
amplitude beatnote signal if not filtered out would set 
the gain level of the AGC amplifier and the dither signal 
will not be amplified to the proper level. Also without a 
bandpass filter a situation exists where false lock can 
occur. Without a bandpass filter the dominant output sig-
nal of the AGC amplifier would be the beatnote. Since the 
synchronous detector will respond to harmonically related 
signals at its input, it is entirely possible for the phase-
locked loop to lock up at a frequency offset which is har-
monically related to the dither frequency. The bandpass 
filter used is a 5 pole Butterworth filter with a 200 KHz 
bandwidth. This filter is adequate to prevent false lock-
ing on sub harmonics of the dither frequency below 250 KHz 
(the fifth and greater sub harmonic). To prevent false 
lock above 250 KHz the range of the VCXO is limited such 
that the required frequency offset for false lock cannot 
occur. A schematic diagram of the bandpass filter is 
contained in Figure 12. 
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2. Bias Filters 
A bias filter is used in conjunction with each of the 
high voltage power supplies which establish the static 
component of the electric field for the DCFP. These bias 
filters are used to reduce the ripple of the high voltage 
inverter supplies. For the first dynode a single RC low 
pass filter was adequate to reduce the ripple. Two 
cascaded RC low pass stages were required for the second 
dynode filter because the second dynode requires over 100 
times the current of the first dynode causing the power 
supply to produce a larger ripple. Also for the second 
dynode supply, pickoffs are provided for the bandpass fil-
ter and the lock detector (both AC and DC). A schematic 
diagram of the filters is shown in Figure 12. 
3. The AGC Amplifier 
The dither signal which is derived from the measure-
ment of the dynode current is amplified by an AGC amplifier 
which will remove slowly varying signal level changes due 
to input power variations caused by changing range or laser 
power. The required gain of the AGC amplifier is found as 
follows. Assume the DCFP gain is adjusted such that the 
average dynode current is one milliampere. With a five 
percent amplitude modulation and a 25 ohm current sensing 
resistor (50 ohm input impedance for the bandpass filter in 
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Figure 12. Schematic diagram of a) the E01 bias filter, b) the E02 bias filter and 
signal sampler, and c) the bandpass filter. ~ 
the magnitude of the dither signal would be 
V = 1. 25 millivolts peak to peak 
This signal passes through the bandpass filter which has 
an insertion loss of 4 db or a voltage gain of .63. The 
amplified dither signal will be applied to a synchronous 
detector which requires a .3 volt peak to peak input. 




G = 381 
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The hardware implementation of the AGC amplifier uses 
two cascaded video amplifiers. Each amplifier has a max-
imum gain of 30 and is composed of two internal common 
emitter voltage gain stages. The AGC gain variation is 
obtained by varying the emitter gain degeneration resistors 
in the common emitter stages. The output signal of the AGC 
amplifier is peak detected, compared to a reference signal, 
and amplified to derive an error signal to implement the 
gain variation. The bandwidth of the error signal is low, 
approximately 20 Hz, thus the AGC amplifier only responds 
to slowly varying signal levels. The gain of the first 
video amplifier is varied while the second amplifier has a 
fixed gain. A 50 ohm line driver is used at the output of 
the AGC amplifier to drive the double balanced mixer. A 
complete schematic of the AGC amplifier is shown in 
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Figure 13 
4. Synchronous Detector 
A double balanced mixer serves as the synchronous 
detector. For this application the mixer functions as a 
non ideal synchronous switch. The circuitry consists of 
two transformers and a diode bridge and is shown schemati-
cally in Figure 14. The switching action occurs as points 
a and b are alternately connected to the output through the 
diode bridge. When the local oscillator input is positive, 
point a is connected to the output by diodes D1 and D2, and 
point b is connected to the output by diodes D3 and D4 when 
the local oscillator input is negative. The non ideal 
nature of the switching occurs because the local oscillator 
signal must develop enough voltage to turn on two of the 
diodes before the input is connected to the output via the 
"closed switch". 
The recommended drive level for the local oscillator 
input to the double balanced mixer is +7 dbm, or 5 milli-
watts reference to a 50 ohm system. The operating point 
for the signal input is -6.5 dbm or a 300 millivolt peak to 
peak signal. If the local oscillator signal is a large 
amplitude signal (+7 dbrn) compared to the input signal 
(-6.5 dbm), the output signal amplitude will be proportion-
al to the smaller amplitude signal input. The double 
balanced mixer gain is found by integrating the full wave 
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Figure 13. Schematic diagram of the AGO amplifier. 
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Figure 14. Schematic diagram of a double balanced mixer. 
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which the diodes in the bridge are conducting. Thus the 
gain of 0.53 (-5.5 db) is slightly less than 2/fr. 11 The 
output signal is a null when the input and drive signals 
are 11/2 radians apart, such as with sine and cosine inputs. 
5. The Active Filter 
The active lead lag filter was synthesized using high 
gain operational amplifiers. The high DC open loop gain 
(F(O) = 627) was achieved by using three cascaded stages 
to ensure that the phase-locked loop performance was not 
affected by the inherent amplifier poles (which occur 
where the open and closed loop gain curves intersect on 
the amplifier Bode plot). Also the three cascaded stages 
were used to implement additional functions. The first 
stage forms the basic active filter, the second stage is 
used to sum in the sweep generator signal, and the third 
stage contains voltage limiting to protect the VCXO and 
alleviate false lock problems. 
The synchronization loop has a high DC gain to produce 
a small static phase error over the desired input frequency 
range. When the loop is not phase locked, the high DC loop 
gain will cause the active filter amplifiers to saturate 
with a small phase shift of the quadrature inputs to the 
double balanced mixer. For the proper acquisition sequence 
to occur, the sweep generator must develop sufficient sig-
nal to drive the loop out of saturation and into the linear 
tracking region to bring the VCXO within the loop lock in 
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range of the input signal. The maximum rate at which the 
sweep generator can drive the loop is limited by the loop 
dynamic tracking capability. The smaller the range over 
which the loop is swept, the faster the acquisition time 
can be made. The sweep range is minimized by limiting the 
magnitude of the error signal prior to the point where the 
sweep input and error signal are summed together. The loop 
tracking performance is not affected by the error signal 
limiting because the limiting occurs at a larger magnitude 
error signal than the loop can generate and still maintain 
lock. The basic circuit is shown in Figure 15. 
The transfer function for the first stage using 





e 2 (s) Zf(s) 
R3+R2+-
sc 1 R3 sR2C1+1 
= = = 
e 1 (s) Zi(s) R1 R1 s(R 2+R 3 )C 1+1 
e 2 ( s) = the amplifier output signal 
e 1 (s) = the amplifier input signal 
Zf(s) = the amplifier feedback impedance 
Zi(s) = the amplifier input impedance 
The desired transfer function is 






















Figure 15. Schematic diagram of the active filter, the summer, the limiter, the sweep 





Besides being able to select the desired first stage gain, 
one additional component can be arbitrarily selected from 
R1 , R2 , R3 , and c1 because only three constraints are spe-
cified, F(O),T1 , and1a· The magnitude of c1 was selected 
to be 1JLF and the value of the first stage gain was cal-
culated to give the desired voltage limiting characteristics. 
The value of R2 c~n be calculated from 
""'a = c1R2 
2 R2 = 2.25x10 
or using a standard resistor value 
R2 = 220 ohms 
The value of R3 can be calculated from 
5 R3 = 6.1x10 
-1 6.1x10 
10-6 - 220 
or using an available standard resistor value 
R3 = 680K ohms 
68 
The value of R1 now determines the first stage gain and 
this value was selected to give the desired voltage limit-
ing characteristics. 
The voltage limiting was achieved by using the volt-
age drop across a silicon diode. The voltage current 
characteristics of a pn diode obey the exponentional 
equation 
The two unknown constants, K and¢ , were found by measuring 
the voltage and current at two points and solving two 
equations simultaneously for K and 0 . Using V = 270 milli-
volts at I = 1 microamp; and V = 470 millivolts at I = 64 
microamps resulted in 
¢ = 20.8 
K = 3.65x1o-9 
The voltage limiting starts occurring when the diode cur-




I = K ( efi>V -1) = 
V = R3K(e¢V_1) 
Solving this equation for V by picking a trial value for 
V and iterating until a solution is found results in V = 
.214 volts and the corresponding I of .315 microamps. 
~he output error signal to the VCXO is limited to 
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approximately ±1.8 volts to prevent false lock problems. 
To make this first stage limiting occur at a larger input 
signal level (equivalent to a 2 volt output), the gain 
following the first stage should be 2/.214 or 9.35. The 
gain for the first stage should then be 627/9.35 or 67.2. 
The value for R1 can now be calculated 
Gain 
R3 680K 
R1 = = Gain 67.2 
R1 = 9.87K 
or using a standard resistor value 
The second stage gain is 1.7 with R5 = 51K and R4 = 
30K. The output signal of the sweep generator is summed in 




is achieved in the third stage. The operational amplifier 
circuit implements twice this gain and the output is then 
resistively divided by two. This is required to implement 
the desired voltage limiting. Choosing R8 = 10K and R7 = 
910 with R13 = R14 = 1.0K gives a composite third stage 
gain of 5.5. 
The zener diodes VR 1 and VR2 are used to limit the 
magnitude Qf the error signal to prevent false lock problems. 
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The breakdown voltage of the back to back zener diodes is 
equal to the zener voltage plus the forward voltage drop 
(one zener diode is forward biased and the other is reverse 
biased). The zener diodes were chosen such that the sum 
of these voltage drops was 3.6 volts at the required cur-
rent (3.6 volts/10K). The amplifier output signal is then 
divided by two in the resistive voltage divider composed 
of R13 and R14 • This limits the error signal applied to 
the VCXO to 1.8 volts. 
A potentiometer is used at the input to the last stage 
to sum in a DC signal to account for any voltage offsets 
in the amplifiers and to offset the VCXO frequency from 
the center value if desired. Also included at this point 
is an additional summing input, R10 , which may be used to 
sum in a voltage proportional to an expected received 
Doppler shift as might be available in a satellite data 
processing computer. VR 3 and VR4 are included across R14 
to limit to less than 3 volts the sum of the error signal 
plus the Doppler input to prevent damage to the VCXO. 
6. The Sweep Generator 
Improved acquisition range and transient response was 
obtained by the addition of a sweep generator to drive the 
VCXO. The sweep signal is generated by using the beginning 
of an exponential resulting in a triangular waveform. 
Implementation was obtained by using an operational am-
plifier utilizing both positive and negative feedback with 
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a FET switch to turn the sweep generator on and off. The 
basic circuit is shown in Figure 15. 
When the FET switch is opened, the output voltage 
decays to zero with the same slope as the normal sweep. 
This is important since a fast transient when the generator 
is switched off would cause the loop to lose lock. 
The peak output voltage of the triangular wave is 
1 
vout = vsat 
where Vsat is the operational amplifier output saturation 
voltage. The period of the sweep waveform is 
R15R6 ~ 2(R15+R6) ) T = 2 c3 Ln +·----~~~~----
R15+R6 (R16 R16) R6 - -R15 
R17 R19 
The sweep generator must drive the VCXO over the desired 
acquisition range of +40 KHz at 300 MHz which requires a 
VCXO control voltage of 
40 KHz 4 
= volt. 
3x10KHz/volt 3 
Thus the magnitude of the sweep voltage should be 4/3 volt. 
In addition to sweeping the VCXO over the required acqui-
sition range, the sweep generator must develop sufficient 
magnitude to overcome the magnitude of the voltage limiting 
which occurs in the first stage when the loop is unlocked. 
The first stage saturation voltage of 214 millivolts is 
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multiplied by the remaing gain of 9.35 resulting in a 
VCXO error signal of 2.00 volts. Adding to this the re-
quired sweep range of 4/3 volt yields a required sweep 
magnitude of 3.33 volts. Dividing by the last stage gain 
of 5.5 results in a 0.605 volt sweep magnitude required out 
of the second stage. Allowing a sweep generator magnitude 
of 4/3 volt and calculating the summing gain required for 




R 5 51K 
R6 = =---- = 113K 
.452 .452 
and choosing a standard resistor value 
R6 = 110K ohms 
Now proceeding to calculate the 4/3 volt sweep generator 
output signal with a t15 volt power supply, a Vsat of 
approximately +14 volts results, therefore, 
4 1 
= 14.----
3 R16 R16 1+--+-
R17 R19 









Choosing R17 = 2.0K 
38 
R16 = --x2.0K = 9.5K 
8 
Using a standard resistor value 
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The loop will be swept slowly to insure good locking 
and that some input signal perturbation is possible between 
acquisition and the time at which the sweep generator is 
turned off. Thus some time can be spent determining if a 
good lock has occurred. Let the sweep period be one 
second. Thus 
T = 1 
T R15R6 ~ 2 (R15+R6) ) = 2 c3Ln 1 
R15+R6 R6 (R16 R16) 
-R15 
R17 R19 
Let R15 = 62K ohms and calculate the required value of 
c 
(62K)(110K) ( 2(62K+110K) ) 
T = 2 c Ln + 62K+ 110K (9.1K 9.1K) 110K -62K 
2K 2K 
344K 
T = 2(39.6K)(C)Ln(1 ) 
110K(9.1-.564) 
3. 125 
T = (2)(39.6K)C Ln( 1+ ) 8.536 
T = (79.2K)CLn(1.367) 





-6 C = 40.4x10 farads 
Choosing a standard value gives 
C = 40f'F 
A field effect transistor (FET) is used to implement 
the on-off switch for the sweep generator and an operational 
amplifier is used to drive the FET. This amplifier is 
driven by the output of the lock detector. This circuitry 
is also shown on the schematic of Figure 15. 
7. The Lock Detector 
A lock detector was included in the phase-locked loop 
circuitry to determine when the sweep generator should be 
turned on and off and also to drive a lock indicator lamp. 
The lock detector compares the magnitude of the DC to the 
AC component of the dynode current. When the loop is lock-
ed the magnitude of the AC component is small compared to 
the DC. When the loop is unlocked, the dynode current 
contains the beatnote frequency between the VCXO and the 
optical pulse train, and the AC and DC components typically 
are equal. 
The hardware implementation consists of an AC and a 
DC signal path to a comparator or threshold detector. The 
DC signal is derived across a sense resistor in series with 
the dynode power supply. This signal is filtered, ampli-
fied, and filtered again, becoming the reference level for 
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the threshold detector. The AC signal is derived by 
capacitively coupling the dynode current variations de-
veloped across a current sensing resistor. This AC signal 
is amplified, full wave rectified, amplified again, fil-
tered, and finally becomes the threshold detector input. 
The schematic diagram of the lock detector is shown in 
Figure 16. 
8. The RF Chain 
Between the VCXO output and the DCFP input are many 
RF components used to add the dither, multiply the 
frequency, and amplify the power. Following the 100 MHz 
VCXO is an amplifier which is used to drive a tripler. 
Provision is made at this point for inserting an external 
reference signal which is followed by a phase shifter to 
adjust the external reference phase for proper synchroni-
zation. A 300 MHz amplifier is then used to drive a 
quadrupler which is followed by a 1200 MHz bandpass filter 
and then an electronic phase shifter to insert the phase 
dither. A variable attenuator is used at this point to 
adjust the RF power level which controls the gain of the 
DCFP. A 1200 MHz power amplifier develops the required 
drive for the DCFP. A circulator is included between the 
power amplifier and the DCFP to protect the power am-
plifier from accidentally disconnecting the DCFP which 
would cause the power amplifier to burn out. 
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Figure 16. Schematic diagram of the lock detector. -J ~ 
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various vendors. Figure 17 shows a block diagram repre-
senting the synchronization implementation. Figure 18 is 
another block diagram showing the details of the RF chain, 
the acquisition circuit and the tracking circuit. 
F. Analysis of the Synchronization Loop Design 
The synchronization loop design will now be analyzed 
to predict the performance and determine if the design 
goals are being met. The items which will be analyzed are 
loop gain, loop bandwidth, loop damping ratio, the static 
phase error, the dynamic phase error, hold in range, lock 
in range, pull in range, acquisition range with sweep gen-
erator, acquisition time, false lock, signal level vari-
ations, and other areas such as environment and methods of 
implementation (dither the phase, the dither frequency, 
etc.). 
1. The Loop Gain 
The open loop gain, K, of the phase-locked loop is 
equal to K0 KdF(O). 
= (10KHz/volt)x27rx12 
= 7.55x105 radians/volt. 
where the 10KHz/volt is the VCXO gain constant • 
• 300/2 ----~x.53 
~/2 











































































Figure 18. Detailed block diagram a). The RF chain b). !he acquisition circuits. c). The 
tracking circuits. 
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where .300/2 is the signal peak value set by the AGC am-
plifier,~/2 is the maximum phase shift, and .53 is the 
double balanced mixer gain. 
680K 51K 10K 1K 
F(O) = --
10K 30K 910 1K+1K 
F(O) = 68x1 • 7x11xi 
F(O) = 635 
where the resistor values referred to are shown on the 
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schematic of Figure 15, and the values were derived in the 
design section. 
K = K0 KdF(O) 
K = 7.55x10 5x5.06x1o-2x6.35x102 
K = 2.43x1o7 
This value for the loop gain compares favorably with the 
7 desired design value of 2.4x10 • 
2. The Loop Bandwidth 
The synchronization loop bandwidth may be found from 
the following relationship 
W~ = '\jK/Tl 
where 1r1 is the lag break of the lead lag filter. Refer-
ri~g to :Figure 15 
.,.., = (R2+R3)c1 
Tj ::: (2.2x102+6.8x105)(1.0x10-6) 
•• ::: 6.8x1o-
1 
Wn ::: "JK!~, = ~2.43x1o7;6.8x1o- 1 
Wn. = 5.98x1o3 
f'n ::: ~ 21'1" 
f'n = 0.955KHz 
The calculated v•lue of' the loop bandwidth, 0.955 KHz, 
found to be very close to the original desired value of' 
1 KHz. 
3. The Loop Damping Ratio 
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is 
The synchronization loop damping ratio is determined 
by the following equation. 
~ = trzWn 
where 1r2 is the lead break of' the lead lag filter. Refer-
ring to Figure 15 
1i = R2C1 
.,...z 
= 2.2x102x1x1o-6 
'l"z = 2.2x1o-4 
~ = !(2.2x1o-4 )(5.98x1o3 ) 
~ = .658 
This calculated value for the loop damping ratio is only 
about seven perc~nt low. 
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4. The Static Phase Error 
The magnitude of the static phase error may be found 
from the following relationship 
sin Be = G&J.t.- We. 
K 
The static phase error was specified for the loop hold in 
range which was desired to be 40 KHz. 
Thus 
21'T' x40x 1 0 3x4 
= sin-1 
2.43x107 
~e = sin- 1 4.14x1o-2 
ee = 2.4 degrees 
The value of the static phase error is approximately one 
half of the original specified five degrees. This comes 
as a result of doubling the DC open loop gain to account 
for any gain reductions caused by the input power level 
variations. 
5. The Dynamic Phase Error 
The dynamic phase error may be found from the follow-
ing relationship 
sin ee ~w 
= w"z 
The above relationship is really only valid for an infinite 
gain second order loop. The steady state error due to a 
swept input frequency is 
radians/sec 
as given by Gardner. 8 The accumulated phase error after 
an elapsed time is 
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The loop will maintain lock as long as this accumulated 
phase error is less than the maximum allowable phase error 
of rr /2 radians. 
ee 
The dynamic phase error is 
i -1 ow 
= s n -
Wn'2. 
= 2Trx1KHzx4/(1/1KHz) 
= 81rx1o6 radians/sec/sec 
811x1o6 
= sin-1 (2Tfx.955x103) 2 
ee 
ee 
= sin-1 .7 
= 44.5 degrees forK~ co 
and the accumulated phase error of1nr/2 radians would cause 
the loop to lose lock after 
KTr/2 
t = seconds ow 
2. 43x10 7 xfr"/2 
t = -------------8Trx106 
t = 1.52 seconds 
The present loop can never lose loek due to an accumulated 
phase error. Even at the maximum dynamic tracking 
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capability of UJnaor 3.6x107 radians/second/second the 
loop could maintain lock for 1.06 seconds which results in 
an input frequency change of 3.82x1o7 radians per second or 
1.52x1o6 Hz at 300 MHz. This exceeds the loop frequency 
range of +40 KHz thus lock would be lost due to saturation 
of the loop error voltage rather than too large an accumu-
lated phase error. 
6. The Hold in Range 
The hold in range may be found from the following 
WH= K sin ee 
w ... = 2.43x1o7 sin 50 
Ww= 2.12x106 
or for the input signal of 300 MHz 
2.12x106 
This calculated value for the hold in range exceeds the 
desired value of 40 KHz by more than a factor of 2 and 
again this was caused by doubling the loop gain to allow 
for input signal level variations. Before the phase de-
tector could saturate due to a static error, the VCXO error 
signal would saturate at ±40 KHz (at 300 MHz) corresponding 
to a phase error of 2.4 degrees. 
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7. The Lock in Range 
The lock in range for the synchronization loop using 
an active lead lag filter is found to be 
Wt = 2 ~Wn. 
or 
C.U.f = 2(0.658)(21T"x.955x103) 
W..f = 7. 89x103 
f.t = 1. 25KHz 




fJ = 0. 314KHz 
8. The Pull in Range 
The synchronization loop pull in range (without any 
sweep generator) can be found from the following 
approximation 
or 
(i)p = 2~WnK for ~<0.4 
K 
Wp = 2\)(0.658)(21"()(.955x1o3 )(2.43x1o7 ) 
CVp = 2~9.57x1o 10 
tup = 6.18x105 radians/sec 
fp= 98. 5KHz 





fp= 24.6 KHz 
9. Acquisition Range with a Sweep Generator 
The synchronization loop acquisition range with a 
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sweep generator is equal to the frequency range over which 
the VCXO is swept. The output voltage of the sweep gen-
erator is (Referring to Figure 15) 
1 




vout = 14 9.1K 9.1K 
1 
2K 2K 
Vout = 1.386 volts 
This voltage is amplified by the following gain before 
reaching the vcxo 
R R R14 
vout 1.38~ ~ = 
R6 R7 R13+R14 
51K 10K 1K 
vout = 1. 386 110K 910 1K+1K 
vout = 3.53 volts 
The magnitude of this sweep voltae;e is red~ced by the mag-
nitude of the voltage limiting of the error signal which 
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occurs in the first stage of the active filter. The mag-
nitude of this signal was calculated to be 213 millivolts 
~~d is multiplied by a gain of 9.35 before reaching the 
VCXO. Thus the 3.53 volt sweep magnitude should be reduced 
by 1.99 volts leaving a 1.54 volt sweep magnitude. Thus 





The frequency acquisition range of 46.2 KHz is approximate-
ly equal to the desired 40 KHz acquisition range. 
10. False Lock 
False lock is prevented in the synchronization loop 
by the combination of three things. First a bandpass 
filter is used to attenuate the undesirable beatnote signal 
which caused false lock. . Second the range of the VCXO is 
limited to prevent a beatnote from being generated which is 
too close to the 1 MHz signal. Third the lock detector 
will detect false lock (since a beatnote is present during 
false lock) and the sweep generator will run during false 
lock. Due to the reduced signal amplitude caused by the 
bandpass filter as well as the reduced gain of the phase 
detector the false lock hold in range is reduced over that 
of true lock and if the sweep generator sweeps sufficiently 
far, the loop will be swept out of the false lock hold in 
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range and true lock can then occur. 
False lock can only occur at a sub multiple of 1 MHz, 
that is 1 MHz/N where N is an integer. Theoretically the 
output of a double balanced mixer is zero for all sub 
harmonic frequencies of the drive signal. This zero output 
depends upon the cancellation of large amplitude signals. 
The extent of this cancellation depends upon the matching 
of the diodes and the transformer center taps used in the 
double balanced mixer. Typically the match of the compo-
nents is adequate to reduce the phase detector gain by an 
order of magnitude (10x). The bandpass filter attenuates 
the signals outside the passband by more than 40 db. Also 
the control signal to the VCXO is amplitude limited to 
approximately +1.8 volts maximum. Thus the highest fre-
quency beatnote which can be generated is 216 KHz allowing 
false lock to occur at 200 KHz and below. The hold in 
range, allowing phase detector saturation, is equal to the 
loop gain. Thus the false lock hold in range is 103 less 
than that for true lock. For false lock 
= K/103 
= 2.43x1o4 radians/second 
or 
?H = 3.87KHz. 
As long as the sweep generator sweeps the VCXO further than 
3.87 KHz the false lock condition will not be stable. 
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11. Signal Level Variations 
Input optical power level variations will cause the 
magnitude of the DCFP output dither signal to vary directly 
as the input power level. The phase detector gain varies 
directly as the input signal magnitude causing the loop 
gain to vary with the input optical power level. The AGC 
amplifier is used to eliminate the low frequency and steady 
state signal level changes. Thus input signal level change 
will affect the loop dynamic performance but these signal 
level changes are limited to two to one changes so the 
dynamic performance degradation is not severe. 
12. Other Design Problems 
The acquisition time for the synchronization loop is 
equivalent to the period of the sweep generator. In ad-
dition to the 1 second required for one sweep generator 
period the lock detector requires some time to determine 
if lock has occurred and then turn off the sweep generator. 
This time is approximately one time constant for the filter 
preceding the threshold detector in the lock detector. 
This time constant is formed by a .47~Fcapacitor and a 
5.1K resistor or 2.4 milliseconds. Since this filter time 
constant is short compared to the sweep generator period 
the acquisition time is determined primarily by the sweep 
generator period. The maximum acquisition time of 1 sec 
is equal to the design goal limit of 1 sec nominal. 
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The sweep generator acquisition was implemented to 
meet the design goal for both ac~uisition range and acqui-
sition time. The acquisition range with out a sweep gen-
erator {pull in range) was calculated to be 24.6 KHz which 
is less than the design goal of 40 KHz. The acquisition 
time without a sweep generator can be found from the ap-





tp = the pull in time 





tp - 3.57 seconds 
This acquisition time of' 3.57 seconds is longer that the 
design goal of 1 second. The design goal f'or both the ac-
quisition time and range is met with the sweep generator. 
A VCXO is used in place of the normal VCO because of 
the lower noise and inherent higher stability associated 
with the crystal used in the VCXO. The noise added to the 
DCFP output by the synchronization loop RF drive signal is 
a minimum when using a VCXO. Also the stability of' the 
crystal allows the VCXO center frequency to be known accu-
rately. The loop operating frequency range is then a 
function of only the input frequency range and is not 
increased due to the instability or the vcxo. 
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The synchronization loop is implemented by dithering 
the phase of the DCPP RP drive at a 1 MHz rate as called 
out in the design goal. The 1 MHz dither rate was used in 
lieu of a lower frequency because or the problems associ-
ated with false lock. The bandpass filter is easier to 
implement at a higher dither frequency. Also a very narrow 
bandwidth for the bandpass filter causes stability prob-
lems with the phase-locked loop. 
Since the optical receiver is only required to oper-
ate in a normal laboratory environment no special design 
or testing is required to meet environmental specifications 
such as shock, vibration, acceleration or temperature 
range. 
G. Stability Analysis of the Synchronization Loop 
The phase-locked loop used to synchronize the DCPP is 
a high gain imperfect second order loop. A second order 
control system is unconditionally stable. This means the 
loop gain may be increased as much as desired without 
causing instability. This theoretical performance is not 
round to be correct for the synchronization loop being 
considered. Additional poles which were not considered in 
determining the loop to be unconditionally stable eventu-
ally will cause instability as the gain is increased. 
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A stability analysis of the synchronization phase-
locked loop can be performed by evaluation of a log magni-
tude and phase diagram. This diagram is formed by plotting 
the magnitude and phase of the open loop gain versus fre-
quency. In addition to the desired open loop transfer 
function for the second order loop of G1(s) where 
K0 KdF(O) slz+1 
G1 (s) = 
s s1j+1 
the bandpass filter, the AGC amplifier and the three op-er-
ational amplifier which comprise the loop filter add ad-
ditional poles to the transfer function. 
The bandpass filter is transformed to an equivalent 
low pass Butterworth response filter by the action of the 
synchronous detector. The 200 KHz bandpass filter centered 
at 1 MHz becomes a 100 KHz low pass filter with the follow-
ing transfer function, G2(s), where 
(21rx105)5 
G2 ( 8 ) = -(-s+_2_1Y'_x_1_o"""'5_)_(_s_2_+_s_( -1-. 6_1_8_)_(_2_tr_x_1_o,...5-)+_(_2_rr_x __ 1-o ... 5-)""'2-) -:x 
1 
(s2+s(0.618)(2frx105)+(2Trx105) 2) 
The AGC amplifier consists of a four stage amplifier 
with each stage having a break frequency at 30 MHz. Since 
this frequency is so high compared to the frequencies of 
interest, this response need not be considered in the 
stability analysis. 
The amplifiers which were used in the active filter 
have a gain bandwidth product of 3 MHz. The first gain 
stage has a high frequency closed loop gain of less than 
unity and as such the bandwidth is in excess of 3 MHz. 
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The second stage with a gain of 1.7 has a pole at 1750KHz 
and the third stage with a gain of 11 has a pole at 270 
KHz. These three poles have the transfer function, G3 (s), 
where 
21'fx17. 5x105 
G3( s) = 6 5 5 
s+21Tx3x10 s+21ix17.5x10 s+2fix2.7x10 
The components which comprise the RF chain all have a 
bandwidth in excess of 5 MHz and thus will not be con-
sidered. 
The open loop transfer function can be expressed as 
G(s), where 
G(s) = G1 (s)G2 (s)G3 (s) 
Figure 19 shows the log magnitude and phase diagram for the 
open loop transfer function. The open loop transfer func-
tion has unity gain (Odb) at 104 radians per second. The 
phase shift at this point is -115 degrees giving a phase 
margin of 180-115 or 65 degrees. 180 degrees of phase 
shift occurs at 2.7x105 radians per second and at this 
point the open loop gain is -28 db which gives a loop gain 
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Figure 19. Plots for stability analysis. a) Open loop 




H. Experimental Results 
A receiver was built following the design developed in 
the design section. The receiver performance was then 
tested using a frequency doubled (.53 fl meter wavelength) 
Nd:YAlG laser mode locked at 300 MHz. The following phase-
locked loop parameters were measured, static tracking 
range, static acquisition range, loop bandwidth and damping 
ratio, transient response to a step input, gain margin, 
phase margin, and the dynamic tracking capability. In ad-
dition the receiver was incorporated into a simulated com-
munication link and bit error rate data was taken as a 
function of received signal strength. 
1. The Static Tracking Range 
The static tracking range of the receiver synchro-
nization loop was measured as a function of the received 
optical power. The VCXO center frequency was adjusted to 
be within 100 Hz of 100 MHz. Next the mode locked fre-
quency of the laser was varied over the range for which the 
receiver would maintain lock. The magnitude of the VCXO 
error signal was observed and the frequency deviation of 
the mode locked input was calculated using the VCXO gain 
constant of 10 KHz per volt. These values were then multi-
plied by 3 to obtain the deviation at 300 MHz. This static 
tracking range or phase-locked loop hold in range was 
measured for optical input powers of 20, 60, 200, and 1800 
photoelectrons per pulse. (20 photoelectrons per pulse 
corresponds to approximately 320 photons or about 35 
nanowatts.) The experimental results are summarized in 
Table I. 
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The minimum hold in range of 48 KHz exceeds the design 
goal of 40 KHz. The magnitude of the hold in range is 
determined by the voltage limiting in the output amplifier 
of the synchronization loop. This voltage limiting was 
included to eliminate problems associated with false lock-
ing of the synchronization loop to a sub harmonic of the 
dither frequency. 
2. The Static Acquisition Range 
The static acquisition range of the synchronization 
loop was measured as a function of the optical input power. 
The input optical signal level was set to the desired 
value. The optical beam was interrupted and. the mode 
locked frequency of the laser was then set. The error 
signal to the VCXO was observed as the obstruction in the 
optical path was removed. If the synchronization loop 
acquired in the first sweep (less than one second), the 
beam was again blocked while the mode locked frequency was 
incremented. The error signal to the VCXO was again ob-
served as the beam was unblocked to see if the loop acquired 
during the first sweep. This procedure was repeated until 
the receiver no longer acquired on the first sweep. The 
last frequency offset (magnitude of error signal times 
Table I. 
Synchronization loop measured static tracking frequency 
range as a function of optical input power. 
OPTICAL INPUT ERROR SIGNAL INPUT FREQUENCY 
photoelectrons MAGNITUDE DEVIATION 
per pulse volts killohertz 
20 -1.6 +48 
20 +1.6 -48 
60 -1.7 +51 
60 +1.7 -51 
200 -1.8 +54 
200 +1.7 -51 
1800 -1.8 +54 
1800 +1.7 -51 
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30 KHz per volt) was then recorded as the static acqui-
sition range for that optical power level. This measure-
ment was repeated ·for frequency deviation both above and 
below the VCXO center frequency at various input optical 
powers. The results of these measurements are included in 
Table II. 
The minimum static acquisition range of 33KHz is 17.5 
percent less than the design goal of 40 KHz. As the input 
signal level increased, the acquisition range decreased 
and shifted towards frequencies above 300 MHz. The re-
ceiver gain was left constant during the testing and at the 
large input signal levels the DCFP saturated. The large 
number of electrons in the last secondary emission multi-
plication steps loaded the internal electric field and 
caused space charge limiting of the peak dynode current. 
This changed the DCFP output convolution characteristics 
with the valley areas being amplified more than the peak 
areas resulting in an apparent flattening of the curve. 
The lock detector functions by comparing the relative 
magnitude of the AC and DC components of the dynode cur-
rent. The ratio of these magnitudes is proportional to 
the flatness of the convolution curve. The flattening of 
the convolution curve as the DCFP saturated decreased the 
AC to DC dynode current ratio affecting the proper oper-
ation of the lock.detector. In addition the circuitry used 
to full wave rectify the AC dynode current suffers a de-
crease in gain as the frequency of the beatnote increases 
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~'able II. 
Synchronization loop measured static acquisition frequency 
range as a function of optical input power. 
OPTICAL INPUT ERROR SIGNAL INPUT FREQUENCY 
photoelectrons MAGNITUDE DEVIATION 





60 -1.7 +51 
60 +1.6 -48 
200 -1.7 +51 
200 +1.5 -45 
800 -1.7 +51 
800 +1.1 -33 
1800 -1.5 +45 
1800 +1.1 -33 
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due to a limited gain bandwidth product of the amplifier 
used. The combination.of the reduced AC component input 
coupled with the high frequency gain reduction caused the 
lock detector to indicate lock improperly turning off the 
sweep generator which prevents acquisition from occurring. 
The acquisition range shift towards frequencies above 
300 MHz at large input levels was caused by the AGC am-
plifier. An excess static phase shift of the dither signal 
occurred in the AGC amplifier as the magnitude of the input 
dither signal increased due to the DCFP dynode current in-
crease. This static phase shift biased the available er-
ror signal in the direction towards higher frequencies. 
With this additional bias, the sweep generator no longer 
swept the VCXO frequency with in the loop lock in range for 
frequencies more than 33 KHz below the 300 MHz VCXO center 
frequency. 
3. The Loop Bandwidth and Damping Ratio 
The frequency response of the synchronization loop was 
measured as a function of received optical power. This 
test was performed by modulating the laser frequency at a 
variable rate. The actual laser frequency deviation was 
kept small, 330 Hz, to ensure that the loop dynamic track-
ing capability was not exceeded for any frequency rate of 
interest. The loop response was determined by measuring 
the error signal to the VCXO and converting this to 
equivalent frequency deviation by using the gain constant 
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o:f the VCXO. Figure 20 shows a graph o:f the loop :frequency 
response. 
The increased amount o:f peaking in the response as the 
optical power was reduced is due to a decrease in the loop 
damping ratio. This was caused by a reduction o:f the loop 
gain as a result o:f a non perfect AGC amplifier. The phase 
detector gain is directly proportional to the output 
voltage amplitude o:f the AGC amplifier. As the input op-
tical power was decreased, the input signal to the AGC 
amplifier decreased, resulting in a somewhat reduced AGC 
amplifier output. 
Both the loop bandwidth and the loop damping ratio are 
proportional to the square root o:f the loop gain. Table 
III shows how the bandwidth and damping ratio change with 
the input optical power. These parameters were calculated 
:from Figure 20 using the :following equations12 
where 
tum= the :frequency where the maximum occurs 
M = the per unit peak value o:f the response 
m 
curve 
The loop bandwidth varies :from 19 percent above to 
28 percent below the design value o:f 1 KHz. The damping 
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Figure 20. Synchronization loop measured closed loop frequency response as a 






Synchronization loop calculated bandwidth and damping ratio 
from the frequency response measurements of Figure 20 




m fm fn 
POWER Hertz Hertz 
photo- per unit frequency 
electrons maximum where damping loop 
per pulse value maximum ratio bandwidth 
occurs 
20 1. 38 600 .39 720 
30 1.27 670 .44 855 
60 1.15 750 • 50 1060 
100 1.09 750 .55 1190 
200 1.09 750 .55 1190 
800 1.09 750 .55 1190 
1800 1.09 750 .55 1190 
104 
of 0.707. 
4. The Transient Response to a Step Input 
The synchronization loop was subjected to a series of 
alternating positive and negative frequency steps. This 
was accomplished by modulating the laser repetition rate 
with a low frequency square wave. The error signal input 
to the VCXO was monitored and the peak overshoot was 
measured as a function of incident optical power. Table IV 
shows the measured value of the peak overshoot for various 
optical power inputs. 
The loop damping ratio was calculated by using a 
graphical solution for the following equation12 
M = 1+e-~Ti / '\}1-~2. 
p 
where 
Mp = the peak magnitude of the transient 
response for a step input 
This calculated damping ratio is also shown in Table IV. 
The decreasing damping ratio with decreasing input power 
was due to a decreasing loop gain. The amplitude of the 
dither signal output of the DCFP is directly related to the 
incident optical power when the DCFP is operating below 
saturation. The AGC amplifier for the dither signal did 
not have adequate gain to maintain a constant output signal 
level. The synchronization loop gain via the phase de-
tector gain is proportional to the square root of the 
Table IV. 
Calculation of the synchronization loop damping ratio showing the effects of loop gain 
variation from the loop step response as a function of optical input power. 
OPTICAL STEP Mp ~ st. ;2. INPUT 
POWER RESPONSE PERCENT 
per unit X 
photo- OVERSHOOT calculated DEVIATION 
electrons peak value damping 
7.81x1o2 per pulse ratio 
20 1.8/3.0 1. 600 0.16 0.0256 20 0 
30 1.5/3.0 1. 500 0.215 0.0463 36.2 +20.6 
40 1.2/3.0 1.400 0.28 0.0785 61.4 +53.5 
60 1.1/3.0 1. 367 0.305 0.093 72.5 +20.8 
100 1.0/3.0 1.333 0.33 0.109 85.3 -14.7 
200 0.5/3.0 1.167 0.495 0.245 191 -4.5 
800 0.3/3.0 1. 100 0.59 0.348 272 -







amplitude o:f the dither signal out of the AGC amplifier. 
The equation illustrating this was presented in section 
III. D. 2. b. iii. and is as follows 
If the calculated value of ~ is squared and normal-
ized this should be directly proportional to the input 
optical power. This calculation was performed and is pre-
sented in Table IV. The magnitude of ~a was normalized to 
20 for the optical input of 20 photoelectrons per pulse. 
The results agree fairly well from 20 to 200 photoelectrons 
per pulse. The percent deviation was calculated and found 
to be as high as 53.5 percent at 40 photoelectrons per 
pulse. This discrepancy is probably due to poor calibra-
tion of the laser incident power level. While conducting 
these tests the laser amplitude exhibited two to one 
variations at a sub one hertz rate. This amplitude vari-
ation explains the discrepancy between the calculated and 
measured results. 
When the magnitude of the loop damping ratio calcu-
lated from the overshoot of the step response is compared 
to that calculated from the peaking in the loop frequency 
response (preceeding section) the behavior is similar but 
the magnitudes vary. The calculated damping ratios where 
the AGC amplifier had adequate gain to function properly 
agrees fairly well, .59 versus .55, but the damping ratios 
for minimum input signal vary significantly, .16 versus 
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.39. One explanation for the different damping ratios is 
that the magnitude of the dither signal out of the AGC am-
plifier was different for the two experiments even though 
the input optical power was the same. At a given optical 
power level the amount of the DCFP output dither signal is 
proportional to the magnitude of the amplitude modulation 
on the output pulses. This amplitude modulation is propor-
tional to the DCFP gain, the magnitude of the RF drive 
phase dither, and the shape of the laser pulse - DCFP 
gating convolution curve (the convolution curve slope about 
the operating point). An attempt was made to hold all of 
these parameters constant throughout the experimental 
testing although the parameters were not monitored. 
During the testing it was noted that the laser output 
power was fluctuating considerably. Part of this output 
power variation could have been caused by a variation in 
the laser pulse width due to improper adjustments of the 
end mirror position in the optical cavity. If the laser 
pulse width increased during the testing, the DCFP con-
volution curve slope magnitude would decrease (the curve 
would become flatter). This would result in a decrease in 
the magnitude of the dither signal thus accounting for the 
discrepancy in the calculated values of the loop damping 
ratio. 
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5. The Gain Margin 
An additional amplifier was inserted in the synchroni-
zation loop and used to measure the loop gain margin. The 
amplifier had a bandwidth of 1 MHz, and variable gain (in 
discrete steps). The amplifier waa inserted ahead of the 
VCXO error signal input and the proper voltage limiting 
circuitry was added to the amplifier output to prevent 
false locking problems and damage to the VCXO. 
The loop remained stable with a gain increase of 12.5. 
When the gain was further increased to 25 the synchroni-
zation loop broke into oscillation at approximately 50 KHz. 
The measured gain margin for an additional gain of 25 or 
28 db compares very well with the calculated gain margin of 
28 db. The synchronization loop was calculated to have 180 
degrees of phase shift at 2.7x1o5 radians per second, 43 
KHz, and this frequency compares favorably with the 50 KHz 
measured frequency of oscillation. 
6. The Phase Margin 
The synchronization loop phase margin was not directly 
measured but a test was performed giving a relative measure 
of the accuracy of the calculated phase margin. The ampli-
fier which was used to measure the loop gain margin was 
again used at the same location in the loop. This time the 
amplifier gain was set to 1.25, approximately 2 db, (the 
closest available value to unity gain). The amplifier 
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bandwidth was decreased from 1 MHz in discrete steps until 
the synchronization loop started oscillating. With an am-
plifier bandwidth of 3 KHz the loop was stable and when the 
bandwidth was decreased to 1 KHz the loop broke into oscil-
lation at a frequency of 1.2 KHz. 
The loop was calculated to have a 65 degree phase 
margin at 104 radians per second. Taking into account the 
2 db change in gain gives a phase margin of 67 degrees at 
a frequency of 1.2x104 radians per second. The 1 KHz break 
frequency of the amplifier produces 50.2 degrees of phase 
shift at 1.2 KHz or 7.55 K radians per second. At 7.55 K 
radians per second the original loop had a gain of 3 db and 
a phase margin of 57 degrees. The addition of the 2 db 
gain and 50 degrees of phase shift caused the loop to oscil-
late with 5 db of gain and -173 degrees of phase shift 
which is reasonably close to the criteria for oscillation 
of 0 db gain and -180 degrees of phase shift (a loop gain 
of -1). These close results add experimental support to 
the accuracy of the log magnitude (gain) and phase shift 
versus frequency curves which were used to calculate the 
65 degree phase margin. 
7. The Dynamic Tracking Capability 
The dynamic tracking capability of the synchronization 
loop was measured as a function of the received optical 
power by observing the error signal to the VCXO while 
frequency modulating the laser. The rate of the modulation 
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was varied in a 1, 3, 5, 7, 10, etc. sequence and the 
maximum range of frequency variation over which the loop 
would maintain lock was measured. This test was performed 
where the VCXO center frequency x3 was equal to the laser 
frequency and also where the laser had an initial static 
offset of 30 KHz both above and below 300 MHz. These re-
sults are presented in Tables V., VI., and VII. Figures 
21, 22, and 23 show the graphs of this dynamic tracking 
data. 
Above the 100 photoelectron per pulse level the three 
families of curves are fairly consistent. At the low fre-
quency rates the frequency range is reduced for the cases 
with the static frequency displacement, but this is to be 
expected due to the limited dynamic range of the VCXO error 
signal. As the number of photoelectrons per pulse decrease, 
the dynamic tracking capability also decreases due to the 
reduced bandwidth and damping ratio caused by the lower 
loop gain. The measured dynamic tracking capability is 
fairly consistent among the three families of curves with 
the exception of the 30 and 60 photoelectrons per pulse 
levels for the 300 MHz input frequency (Figure 21). These 
two curves cross which is not correct. Also for the.300.03 
MHz input, the curves for the 60 photoelectron per pulse 
input falls below the curves for the 20 and 30 photo-
electron levels. These discrepancies were probably caused 
by undetected changes in the input power level due to in-





















Synchronization loop dynamic tracking capability indicating 
input frequency range versus rate at various input optical 
power levels for an input frequency of 300.00 MHz. 
MAXIMUM FREQUENCY TRACKING RANGE 
in killohertz 
1800 800 200 100 60 30 
photo- photo- photo- photo- photo- photo-
electrons electrons electrons electrons electrons electrons 
per pulse per pulse per pulse per pulse per pulse per pulse 
84 84 76 76 72 84 
84 84 72 66 ' 60 60 
72 72 72 60 42 48 
72 72 66 60 30 42 
72 72 66 54 24 30 
48 48 36 24 12 12 
30 30 24 12 6 6 
24 24 18 9 4.8 4.8 
15 18 12 6 4.2 3.6 
6 6 4.5 1. 8 1.2 0.36 
3.6 3.6 3.0 1. 2 0.9 0.12 
2.4 2.4 2.4 0.9 0.6 0.09 
2.4 2.4 2.4 0.9 0.6 .066 
2. 1 2.1 1. 8 0.6 0.3 .015 
1. 8 1.5 1. 2 0.45 0.24 .006 











































Synchronization loop dynamic tracking capability indicating 
input frequency range versus rate at various input optical 
power levels for an input frequency of 300.03 MHz. 
MAXIMUM FREQUENCY TRACKING RANGE 
in killohertz 
1800 800 200 100 60 30 
photo- photo- photo- photo- photo- photo-
electrons electrons electrons electrons electrons electrons 
per pulse per pulse per pulse per pulse per pulse per pulse 
48 48 45 42 33 33 
48 48 42 33 24 33 
42 42 33 27 21 30 
39 39 30 24 18 24 
33 36 27 21 15 21 
24 24 18 12 6 12 
21 21 12 7.5 3 6.0 
18 15 9 5.1 1.5 3.75 
12 12 7.5 2.4 1. 2 3.0 
5.4 6.0 2.7 1.2 0.6 1.2 
3.0 3.0 1.8 0.75 0.45 0.60 
2.4 2.4 1.2 0.60 0.45 0.60 
2.4 2.4 1.2 0.60 0.36 0.60 
1. 8 1. 8 0.9 0.30 0.18 0.30 
1. 35 1.5 0.6 0.21 0.09 0.15 













































Synchronization loop dynamic tracking capability indicating 
input frequency range versus rate at various input optical 
power levels for an input frequency of 299.97 MHz. 
MAXIMUM FREQUENCY TRACKING RANGE 
in killohertz 
1800 800 200 100 60 30 
photo- photo- photo- photo- photo- photo-
electrons electrons electrons electrons electrons electrons 
per pulse per pulse per pulse per pulse per pulse per pulse 
42 42 42 39 39 24 
42 42 42 33 24 21 
39 39 39 27 21 18 
36 36 36 24 18 15 
33 33 33 21 15 12 
24 24 24 15 10.5 4.8 
21 21 21 10.5 6.0 3.6 
18 19.5 1'8 7.5 4.5 2.4 
15 15 15 4.5 3.0 1. 5 
4.5 6 6 2.4 1.5 0.9 
3.75 3.75 3.75 1.8 1. 2 0.51 
3.0 3.0 3.0 1. 2 0.6 0.45 
2.4 2.4 2.4 1. 2 0.6 0.39 
1. 8 1. 8 1. 8 0.9 0.33 0.21 
1. 5 1.5 1.5 0.6 0.21 o. 12 
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Figure 21. Synchronization loop measured dynamic tracking capability showing the 
input frequency deviation range versus rate at various optical power 
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Figure 22. Synchronization loop measured dynamic tracking capability showing the 
input frequency deviation range versus rate at various optical power 
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Figure 23. Synchronization loop measured dynamic tracking capability showing the 
input frequency deviation range versus rate at various optical power 





The dynamic tracking frequency range. for several 
frequency rates was derived from the curve for the 300 MHz 
laser frequency (Figure 21) and used to determine the 
minimum loop bandwidth required for this performance. This 
was done for the complete family of curves for the dif-
ferent input optical powers. For the loop to maintain lock 
AW S Wna 
Therefore the loop bandwidth must be greater than the 
square root of the rate of change of the input frequency 
(Aw) . The magnitude of ~w is given by 
6W= 
input frequency change 
length of time required for change 
The laser modulating waveform was trianguiar which results 
in the length of time required for the frequency change 
being equal to one half the triangular wave period. 
input frequency change 
AW = 
! the triangular wave period 
This is equivalent to 
6-W = 2x frequency range x2'fr x frequency rate 
The frequency range is the input frequency change. The 
frequency rate refers to the laser modulating rate or the 
triangular waveform frequency. The frequency range in 
Figure 21 refers to 300 MHz, therefore, these values must 
be multiplied by 4 to reflect the rate of change of the 
input signal at 1200 MHz resulting in 
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t::.W = Bx frequency range x21Tx frequency rate 
Wn. > \}161'T x frequency range x frequency rate 
The magnitude of the calculated bandwidth is presented in 
Table VIII. 
The calculated equivalent loop bandwidth for the high 
input optical powers (200 photoelectrons 1190 to 1350 Hz) 
compares favorably to the bandwidth measured from the fre-
quency response (1190Hz at 200 photoelectrons, Table III.) 
and also for the calculated bandwidth of 955 Hz (Section F. 
2). 
At the low input optical power levels, the inadequate 
gain in the AGC amplifier caused a decrease in the syn-
chronization loop gain. The loop bandwidth is proportional 
to the square root of the gain, therefore, the 1300 Hz 
bandwidth at 200 photoelectrons should reduce to 1300/~10 
or 411 Hz at 20 photoelectrons. The calculated bandwidth 
at the 20 photoelectron level was 300 Hz. This additional 
decrease in the loop bandwidth was probably due to poor 
loop transient response as a result of the decreased damp-
ing ratio. This decreased damping ratio occurred because 
the damping ratio is directly proportional to the square 
root of the loop gain. 
The synchronization loop would acquire at slightly 
less(>~) than the maximum dynamic tracking capability. 
This agrees with the acquisition results summarized by 
Gardner8 showing the probability of acquisition as a 
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Table VIII. 
Calculation of the m~n~murn equivalent synchronization 
loop bandwidth from the measured dynamic 
tracking capability at 300.00 MHz. 
NUMBER of SWEEP SWEEP 16 X (,J., ~n 
photo- RATE RANGE RANGE x Radians/ in electrons killo- RATE Second 
per pulse Hertz hertz MHz/sec2 Hertz 
30 2.6 3.92 1980 315 
20 100 0.54 3.22 1795 286 
300 0.18 2.72 1650 262 
30 12 18.1 4255 677 
30 100 1. 9 9.55 3090 492 
300 0.35 5.28 2300 366 
30 9 13.6 3690 587 
60 100 3.4 17. 1 4140 658 
300 1. 4 21.1 4595 730 
30 22 33.2 5760 916 
100 100 6.4 32.2 5680 905 
300 2.0 30.2 5500 875 
30 37 55.8 7470 1190 
200 100 13 65.4 8080 1285 
300 4.8 72.4 8500 1350 
30 48 72.4 8500 1350 
800 
TO 100 16 80.5 8980 1430 
1800 
300 5.6 84.5 9200 1465 
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function of the sweep rate. As the sweep rate is in-
creased, the probability of acquisition goes from 1 to 0 
as the sweep rate goes from • 5Wn2 to Wn2.. 
The synchronization loop meets the desired dynamic 
tracking capability of a 1 KHz range at a 1 KHz rate when 
the input signal is above 150 photoelectron per pulse. 
Even though the design goal is not met for lower input 
signals the loop still acquires and tracks the test laser 
which indicates that possibly the design goal was set 
higher than that required. 
8. Measured Error Rates 
A communication link was set up using a 300 MHz mode 
locked ND:YAlG frequency doubled laser, a 300 Mbps (Mega 
bits per second) electrooptic modulator, and the optical 
receiver. The transmitted data consisted of a 63 bit 
pseudorandom noise or pn code. The transmitted information 
was reconstructed by using a threshold detector following 
the DCFP output. This threshold detector, included as part 
of the receiver, decides whether a 11 1" or a "0" was trans-
mitted by comparing the received signal to a reference 
threshold level. This threshold level is adjusted to 
produce the minimum error rate. 
The reconstructed data output of the receiver was 
digitally compared to the transmitted data in an error rate 
comparator (essentially an exclusive or gate followed by 
121 
a flip flop). The number of errors was then measured by a 
gated counter. 
The error rates were measured for various input power 
levels and at different background (noise) levels. The 
results are presented in Table IX. Figures 24, 25, and 26 
show the measured error rates plotted along with the 
theoretical error rate. 
The deviation between the theoretical and experimental 
results at the high input power levels is explained partly 
by use of a nonideal modulation. The modulator extinction 
ratio or the ratio of the transmitted one to zero was non-
ideal and was observed to vary at different points in the 
pn code. 
Part of the deviation can also be attributed to the 
stability of the laser. At low signal levels the laser 
output was stabilized by using an AGC circuit which was 
removed to conduct the test at higher input powers due to 
the high insertion loss of the AGC circuitry. 
A similar error rate test was conducted at much higher 
power levels using a photodiode in place of the DCFP 
optical receiver. A similar deviation between theoretical 
and experimental results occurred. This essentially elim-
inated the receiver as the cause of the discrepancy. 
The experimental testing indicated that almost no 
degradation in the communication link may be attributed to 
the receiver or the phase dither synchronization. 
Table IX. 
Measured error rate data for the optical receiver for 
various levels of input signal versus background level. 
INPUT OPTICAL BACKGROUND MEASURED 
POWER POWER ERROR RATE 
photoelectrons photoelectrons errors/bit 
per pulse per pulse 
20 0 1.0x1o-3 
20 .4 1.2x1o-3 
20 4 3.0x1o-3 
30 0 8.0x1o- 5 
30 .4 1.2x1o-4 
30 4 2.7x1o-4 
40 0 4.1x1o- 5 
40 .4 5.6x1o-5 
40 4 8.0x1o-5 
60 0 5.1x1o-6 
60 .4 5.8x1o-6 
60 4 1.4x1o-5 
100 0 5.6x1o-7 
100 .4 6.2x1o- 7 
100 4 8.5x1o- 7 
-8 200 0 2.2x10 
200 .4 3.0x10-S 
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OPTICAL INPUT SIGNAL photoelectrons per pulse 
Figure 24. Optical receiver measured bit error rate for an 
average modulator extinction ratio of 10 to 1 
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10-8~------~--------~------~--------~------~ 0 40 80 120 160 200 
OPTICAL INPUT SIGNAL photoelectrons per pulse 
Figure 25. Optical receiver measured bit error rate for an 
average modulator extinction ratio of 10 to 1 
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10-8~--------~-------+--------~--------+-------~ 40 80 120 160 200 
OPTICAL INPUT SIGNAL photoelectrons per pulse 
Figure 26. Optical receiver measured bit error rate for 
an average modulator extinction ratio of 10 to 
1 with 4.0 photoelectrons per pulse background. 
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IV. CONCLUSION 
A dynamic crossed field photomultiplier tube makes an 
ideal receiver for an optical PCM communication link. The 
DCFP has good high frequency response allowing high data 
rate communications. In addition high internal gain gives 
good sensitivity and the inherent internal gating in con-
junction with the PCM data format allows discrimination 
against background radiation. The dynamic electric field 
drive to the DCFP, which controls the internal gating, 
requires synchronization to the input optical signal. 
This required synchronization serves a dual purpose. 
Beside allowing proper gating operation of the DCFP, the 
synchronization can be used as the basic bit synchroniza-
tion for the receiver. Receiver bit synchronization was 
not required in this first optical receiver, but will be 
required in future receivers. 
A set of goals was specified for the design of the 
optical receiver synchronization. A unique phase dithered 
phase-locked loop approach was used to meet the design 
goals. The dynamic electric field drive of the DCFP was 
phase dithered. The tube output was synchronously de-
tected, filtered, and amplified to form the error signal 
.input to a VCXO which controls the dynamic electric field 
drive phase and frequency. An error signal beatnote 
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detector was used to indicate lock and control the sweep 
acquisition generator. 
The receiver synchronization loop was first designed 
and then the design was analyzed to see if the design 
goals were being met. The receiver was then fabricated 
and tested. The experimental results agreeded fairly well 
with the analytic results~ The largest discrepancy occur-
red in the loop dynamic tracking capability. At high op-
tical input power levels, the measured dynamic tracking 
capability was adequate to meet the design goal. At lower 
input levels the dynamic tracking capability did not meet 
the design goal. This was due to a reduction in the de-
sired loop bandwidth and damping ratio caused by a decrease 
in the loop gain. This lower loop gain was attributed to 
inadequate performance of an AGC amplifier which amplified 
the DCFP output dither signal. The AGC amplifier had in-
sufficient gain at the low input levels. The DCFP output 
dither signal magnitude was experimentally found to be less 
than the value predicted when the AGC amplifier was de-
signed. 
The synchronization loop could meet all the design 
goals with a redesign of the AGC amplifier. 
If desired, reduced acquisition time and improved 
tracking performance could be obtained with a wider loop 
bandwidth. An optical receiver for use in a satellite 
terminal in a communication system would require some 
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ability to track input Doppler frequency shifts. Also the 
receiver would have to be suitable for working in a space 
environment. Some reduction in the receiver size and 
complexity would also be required. The low frequency 
synchronization electronics could easily be minaturized 
using techniques available today. The RF circuitry could 
be reduced by elimination of the intermediate amplifiers 
and multipliers between the VCXO and the RF power ampli-
fier by phase locking a high power RF amplifier directly 
to the VCXO. Incorporation of these recommended changes 
would result in a space qualifiable optical receiver. 
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DOPPLER FREQUENCY SHIFT 
Several references.were made to a Doppler frequency 
shift and at this time these references will be clarified. 
In Section III A it was mentioned that with a hetero-
dyne detector a Doppler frequency shift of the optical 
carrier could result in a Doppler frequency which exceeds 
the signal bandwidth. A typical Doppler frequency shift 
will now be calculated. 
Consider a low earth orbital satellite containing a 
transmitter generating a carrier frequency f, and an earth 
based receiver. The received signal, at frequency f', is 
slightly different in frequency due to a Doppler shift. 
The magnitude of this frequency shift can be found from one 
of the well known Lorentz transformation formulas, often 







:f = the transmitted :frequency 
:f' = the Doppler shifted received frequency 
u = the relative velocity between the 
transmitter and the receiver 
c = the speed of light 
~ = the angle between the velocity vector 
of the transmitter and the radius vector 
between the transmitter and the receiver. 
The magnitude of the velocity vector of the trans-
mitter can be calculated from the following equation, 13 
where 
uorb = the orbital velocity 
R0 = the earths radius 
g 0 = the acceleration due to the earths 
gravitational field 
r = the radius of the orbit 
Let the satellite be 100 miles above the surface of the 
earth, thus 
r = R0 +100 
r = 6378x103+100x1.609x1o 3 
r = 6.5389x1o6 meters 
therefore 
6~ 9.81 
= 6.378x10 6 
6.5389x10 
uorb = 7.81x1o3 meters/second 
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The relative velocity between the transmitter and the 
receiver differ slightly from the orbital velocity due to 
the surface velocity of the earth, us' which is 
24x60x60 sec 
= 0.465x1o3 meters/second 
For the following calculations this "receiver velocity" 
will be ignored since its magnitude is small and the 
direction of the satellite's orbit determines if it is 
aiding or opposing. 
The magnitude of the frequency shift due to the 
Doppler effect (fd) is given by 
fd = f-f' 
and if u << c then 
or 
Now if we let 
f' u 
= 1--cos oe. 
f c 
u 
f ' = f --f c 0 s 0( 
c 
u 
f-f' - fd = (-cos oe. )f 
c 
u = 7.81x10 3 meters/second 
8 
c = 3x10 meters/second 
-
= 1T'/4 (a typical value) 





3 ) 14 -------8-cos~/4 x10 3x10 
fd = 1.84x1o9 Hertz 
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If the signal bandwidth is 300 MHz then the Doppler 
frequency shift is more than 6 times the signal bandwidth. 
In Section III C concerning the synchronization loop 
design goal it was mentioned that an operational receiver 
synchronization loop would have to track the Doppler shift 
of the data rate. This frequency change will now be cal-
culated. 
The Doppler shift on the optical carrier modulating 
signal, the 300 MHz transmitted information, would be 
( 7.81x1o
3 ) 
= 8 cos1T/4 
3x10 
fd = 5.52x1o 3 Hz 
or if the full 1.2 GHz bandwidth of the DCFP were used, the 
Doppler frequency shift would be four times the previous 
number, or approximately 22 KHz. The range of the Doppler 
shift for an angle variation of o< = 0 to o(. =..,.. would be 
± AJ2x22 KHz or :t31. 2 KHz. 
